xupsh / pp4fpgas-cn-hlsLinks
HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn
☆239Updated 4 years ago
Alternatives and similar repositories for pp4fpgas-cn-hls
Users that are interested in pp4fpgas-cn-hls are comparing it to the libraries listed below
Sorting:
- PYNQ学习资料☆171Updated 5 years ago
- 中文:☆104Updated 5 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆366Updated last year
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆242Updated 6 years ago
- CNN accelerator implemented with Spinal HDL☆154Updated last year
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆267Updated 7 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 6 years ago
- hls code zynq 7020 pynq z2 CNN☆86Updated 6 years ago
- FPGA Accelerator for CNN using Vivado HLS☆325Updated 4 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆208Updated 2 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆188Updated last year
- Pynq computer vision examples with an OV5640 camera☆55Updated 5 years ago
- ☆38Updated 6 years ago
- FPGA☆158Updated last year
- using xilinx xc6slx45 to implement mnist net☆83Updated 7 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆66Updated 6 years ago
- ☆149Updated last week
- 2019 SEU-Xilinx Summer School☆50Updated 6 years ago
- ☆141Updated 10 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆463Updated 7 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆161Updated 6 years ago
- DPU on PYNQ☆228Updated 2 months ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- 一个开源的FPGA神经网络加速器。☆180Updated 2 years ago
- Implement Tiny YOLO v3 on ZYNQ☆299Updated 6 months ago
- 中文版 Parallel Programming for FPGAs☆753Updated last year
- FPGA accelerated TinyYOLO v2 object detection neural network☆74Updated 7 years ago
- ☆48Updated 7 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆186Updated 8 years ago