xupsh / pp4fpgas-cn-hlsLinks
HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn
☆236Updated 4 years ago
Alternatives and similar repositories for pp4fpgas-cn-hls
Users that are interested in pp4fpgas-cn-hls are comparing it to the libraries listed below
Sorting:
- PYNQ学习资料☆164Updated 5 years ago
- 中文:☆101Updated 5 years ago
- FPGA Accelerator for CNN using Vivado HLS☆317Updated 3 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆200Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆180Updated last year
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆336Updated last year
- ☆145Updated this week
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆234Updated 6 years ago
- FPGA☆155Updated 11 months ago
- CNN accelerator implemented with Spinal HDL☆149Updated last year
- hls code zynq 7020 pynq z2 CNN☆85Updated 6 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- ☆134Updated 10 years ago
- using xilinx xc6slx45 to implement mnist net☆83Updated 6 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆243Updated 6 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆446Updated 7 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆153Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 7 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 6 years ago
- Implement Tiny YOLO v3 on ZYNQ☆291Updated last month
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆152Updated 2 years ago
- ☆39Updated 6 years ago
- 2019 SEU-Xilinx Summer School☆50Updated 5 years ago
- ☆89Updated 5 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆38Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- Deep Learning Accelerator (Convolution Neural Networks)☆184Updated 7 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆181Updated 8 years ago
- FPGA/AES/LeNet/VGG16☆103Updated 6 years ago
- 中文版 Parallel Programming for FPGAs☆736Updated 9 months ago