xupsh / pp4fpgas-cn-hlsView external linksLinks
HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn
☆241Apr 12, 2021Updated 4 years ago
Alternatives and similar repositories for pp4fpgas-cn-hls
Users that are interested in pp4fpgas-cn-hls are comparing it to the libraries listed below
Sorting:
- 中文版 Parallel Programming for FPGAs☆761Aug 21, 2024Updated last year
- Light-weighted neural network inference for object detection on small-scale FPGA board☆92May 25, 2019Updated 6 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆890Jul 29, 2024Updated last year
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Aug 2, 2019Updated 6 years ago
- PYNQ学习资料☆174Nov 28, 2019Updated 6 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆114Feb 22, 2021Updated 4 years ago
- ☆760Jan 22, 2026Updated 3 weeks ago
- ☆243Jun 21, 2022Updated 3 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆69Apr 18, 2019Updated 6 years ago
- Python on Zynq FPGA for Convolutional Neural Networks☆624May 15, 2018Updated 7 years ago
- ☆250Oct 13, 2020Updated 5 years ago
- 2019 SEU-Xilinx Summer School☆50Jul 26, 2019Updated 6 years ago
- Python Productivity for ZYNQ☆2,272Jan 20, 2026Updated 3 weeks ago
- ☆38Mar 11, 2019Updated 6 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆282Dec 5, 2019Updated 6 years ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆194Jan 10, 2024Updated 2 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- The second place winner for DAC-SDC 2020☆99Apr 23, 2022Updated 3 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28May 11, 2022Updated 3 years ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆769May 26, 2017Updated 8 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107May 5, 2018Updated 7 years ago
- 中文：☆108Nov 29, 2019Updated 6 years ago
- ☆464Sep 10, 2024Updated last year
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆374Jan 20, 2025Updated last year
- 2021 Xilinx China Winter Camp☆11Mar 12, 2021Updated 4 years ago
- FPGA Accelerator for CNN using Vivado HLS☆331Oct 25, 2021Updated 4 years ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,367Feb 14, 2022Updated 4 years ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆875Jan 16, 2026Updated 3 weeks ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆336Jul 9, 2019Updated 6 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Nov 25, 2018Updated 7 years ago
- Vitis In-Depth Tutorials☆1,523Jan 29, 2026Updated 2 weeks ago
- Board files to build Ultra 96 PYNQ image☆157Sep 14, 2025Updated 5 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆334Jan 20, 2025Updated last year
- ☆35Jul 24, 2019Updated 6 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆204Nov 14, 2021Updated 4 years ago
- DPU on PYNQ☆243Aug 12, 2025Updated 6 months ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆785Dec 10, 2019Updated 6 years ago
- ☆19Mar 16, 2022Updated 3 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Dec 16, 2021Updated 4 years ago