xupsh / pp4fpgas-cn-hls
HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn
☆235Updated 4 years ago
Alternatives and similar repositories for pp4fpgas-cn-hls:
Users that are interested in pp4fpgas-cn-hls are comparing it to the libraries listed below
- PYNQ学习资料☆163Updated 5 years ago
- 中文:☆97Updated 5 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆334Updated last year
- FPGA Accelerator for CNN using Vivado HLS☆317Updated 3 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆229Updated 6 years ago
- hls code zynq 7020 pynq z2 CNN☆84Updated 6 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆176Updated last year
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆199Updated last year
- CNN accelerator implemented with Spinal HDL☆149Updated last year
- ☆131Updated 10 years ago
- ☆144Updated 2 months ago
- ☆246Updated 4 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆150Updated 5 years ago
- FPGA☆153Updated 9 months ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆237Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆111Updated 7 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆442Updated 7 years ago
- DPU on PYNQ☆217Updated last year
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- using xilinx xc6slx45 to implement mnist net☆83Updated 6 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆181Updated 8 years ago
- ☆39Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆103Updated 6 years ago
- Implementation of CNN using Verilog☆212Updated 7 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆178Updated 7 years ago
- 中文版 Parallel Programming for FPGAs☆723Updated 8 months ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆38Updated 5 years ago
- 2019 SEU-Xilinx Summer School☆49Updated 5 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆142Updated 2 years ago
- Implement Tiny YOLO v3 on ZYNQ☆290Updated last week