xupsh / pp4fpgas-cn-hlsLinks
HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn
☆238Updated 4 years ago
Alternatives and similar repositories for pp4fpgas-cn-hls
Users that are interested in pp4fpgas-cn-hls are comparing it to the libraries listed below
Sorting:
- PYNQ学习资料☆165Updated 5 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆359Updated last year
- 中文:☆102Updated 5 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆238Updated 6 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆261Updated 7 years ago
- hls code zynq 7020 pynq z2 CNN☆82Updated 6 years ago
- FPGA Accelerator for CNN using Vivado HLS☆323Updated 3 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆186Updated last year
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 6 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆206Updated 2 years ago
- Pynq computer vision examples with an OV5640 camera☆51Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- ☆62Updated 2 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆460Updated 7 years ago
- ☆149Updated last week
- FPGA☆158Updated last year
- A FPGA Based CNN accelerator, following Google's TPU V1.☆159Updated 6 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆65Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- using xilinx xc6slx45 to implement mnist net☆83Updated 7 years ago
- 2019 SEU-Xilinx Summer School☆50Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- ☆38Updated 6 years ago
- ☆140Updated 10 years ago
- 中文版 Parallel Programming for FPGAs☆746Updated last year
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆184Updated 8 years ago
- DPU on PYNQ☆227Updated last month
- 一个开源的FPGA神经网络加速器。☆176Updated 2 years ago
- ☆47Updated 7 years ago
- AXI协议规范中文翻译版☆163Updated 3 years ago