Xilinx / QNN-MO-PYNQLinks
☆250Updated 5 years ago
Alternatives and similar repositories for QNN-MO-PYNQ
Users that are interested in QNN-MO-PYNQ are comparing it to the libraries listed below
Sorting:
- Computer Vision Overlays on Pynq☆189Updated 6 years ago
- DPU on PYNQ☆235Updated 4 months ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆77Updated 2 years ago
- FPGA Accelerator for CNN using Vivado HLS☆327Updated 4 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆74Updated 7 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆114Updated 8 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆336Updated 6 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆108Updated 7 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆281Updated 6 years ago
- PYNQ, Neural network Language model, Overlay☆112Updated 6 years ago
- hls code zynq 7020 pynq z2 CNN☆89Updated 6 years ago
- 中文:☆107Updated 6 years ago
- Vitis HLS Library for FINN☆210Updated last week
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93Updated 6 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Updated 7 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆186Updated 8 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs (FPGA'17)☆311Updated 5 years ago
- PYNQ学习资料☆173Updated 6 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆155Updated 5 years ago
- ☆48Updated 7 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆268Updated 2 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆72Updated 5 years ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆193Updated last year
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆31Updated 6 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆166Updated 6 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆51Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆104Updated 2 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆226Updated 6 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆113Updated 7 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆115Updated 4 years ago