Xilinx / QNN-MO-PYNQ
☆246Updated 4 years ago
Alternatives and similar repositories for QNN-MO-PYNQ:
Users that are interested in QNN-MO-PYNQ are comparing it to the libraries listed below
- DPU on PYNQ☆211Updated last year
- Computer Vision Overlays on Pynq☆178Updated 5 years ago
- FPGA Accelerator for CNN using Vivado HLS☆311Updated 3 years ago
- PYNQ, Neural network Language model, Overlay☆106Updated 5 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆266Updated 5 years ago
- Vitis HLS Library for FINN☆190Updated 2 weeks ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆70Updated 6 years ago
- hls code zynq 7020 pynq z2 CNN☆79Updated 5 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆246Updated last year
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆68Updated last year
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆104Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆109Updated 7 years ago
- Quantized Neural Networks (QNNs) on PYNQ☆682Updated 3 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆178Updated 8 years ago
- PYNQ学习资料☆162Updated 5 years ago
- A convolutional neural network implemented in hardware (verilog)☆157Updated 7 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆325Updated 5 years ago
- 中文:☆95Updated 5 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆135Updated 5 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆236Updated 3 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆303Updated 4 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆101Updated 2 years ago
- ☆88Updated 4 years ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆175Updated last year
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- Board files to build Ultra 96 PYNQ image☆154Updated 2 months ago
- ☆117Updated 3 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆91Updated last year
- The second place winner for DAC-SDC 2020☆97Updated 2 years ago