Xilinx / QNN-MO-PYNQ
☆246Updated 4 years ago
Alternatives and similar repositories for QNN-MO-PYNQ:
Users that are interested in QNN-MO-PYNQ are comparing it to the libraries listed below
- Computer Vision Overlays on Pynq☆178Updated 5 years ago
- DPU on PYNQ☆217Updated last year
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆268Updated 5 years ago
- PYNQ, Neural network Language model, Overlay☆106Updated 5 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆104Updated 6 years ago
- hls code zynq 7020 pynq z2 CNN☆84Updated 6 years ago
- Vitis HLS Library for FINN☆192Updated this week
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆256Updated last year
- FPGA Accelerator for CNN using Vivado HLS☆317Updated 3 years ago
- PYNQ学习资料☆163Updated 5 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆324Updated 5 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆71Updated 6 years ago
- Xilinx Deep Learning IP☆91Updated 3 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆209Updated 6 years ago
- 中文:☆97Updated 5 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆212Updated last month
- A convolutional neural network implemented in hardware (verilog)☆157Updated 7 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆111Updated 7 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆69Updated last year
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆303Updated 4 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆235Updated 4 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆86Updated 4 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆112Updated 4 years ago
- FPGA/AES/LeNet/VGG16☆102Updated 6 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆176Updated last year
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆71Updated 4 years ago
- Board files to build Ultra 96 PYNQ image☆154Updated 4 months ago