xupsh / 2019_SummerCampLinks
2019 SEU-Xilinx Summer School
☆49Updated 6 years ago
Alternatives and similar repositories for 2019_SummerCamp
Users that are interested in 2019_SummerCamp are comparing it to the libraries listed below
Sorting:
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆38Updated 5 years ago
- PYNQ学习资料☆164Updated 5 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆237Updated 4 years ago
- hls code zynq 7020 pynq z2 CNN☆83Updated 6 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆46Updated 5 years ago
- 中文:☆101Updated 5 years ago
- ☆47Updated 7 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆106Updated 7 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆36Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆96Updated last year
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- Zynq-7000 DPU TRD☆45Updated 6 years ago
- Pynq computer vision examples with an OV5640 camera☆50Updated 5 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆74Updated last year
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 6 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆104Updated 6 years ago
- ☆38Updated 6 years ago
- using xilinx xc6slx45 to implement mnist net☆83Updated 7 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆59Updated 5 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆60Updated 6 years ago
- Face recognition, computer vision, deep learning, PYNQ, Movidius NCS☆60Updated 6 years ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆184Updated last year
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Updated 7 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆64Updated 6 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆237Updated 6 years ago