xupsh / 2019_SummerCamp
2019 SEU-Xilinx Summer School
☆47Updated 5 years ago
Alternatives and similar repositories for 2019_SummerCamp:
Users that are interested in 2019_SummerCamp are comparing it to the libraries listed below
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆38Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆79Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- PYNQ学习资料☆159Updated 5 years ago
- ☆43Updated 6 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆103Updated 6 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆45Updated 7 years ago
- 中文:☆94Updated 5 years ago
- ☆39Updated 5 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆234Updated 3 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆19Updated 5 years ago
- Pynq computer vision examples with an OV5640 camera☆44Updated 4 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆68Updated 6 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Updated 6 years ago
- Zynq-7000 DPU TRD☆44Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆93Updated 6 years ago
- The second place winner for DAC-SDC 2020☆96Updated 2 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆107Updated 7 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆111Updated 3 years ago
- Face recognition, computer vision, deep learning, PYNQ, Movidius NCS☆59Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆89Updated last year
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆37Updated 4 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆125Updated 5 years ago
- The CNN based on the Xilinx Vivado HLS☆37Updated 3 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆71Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago