awai54st / PYNQ-ClassificationLinks
Python on Zynq FPGA for Convolutional Neural Networks
☆623Updated 7 years ago
Alternatives and similar repositories for PYNQ-Classification
Users that are interested in PYNQ-Classification are comparing it to the libraries listed below
Sorting:
- FPGA Accelerator for CNN using Vivado HLS☆325Updated 4 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆463Updated 7 years ago
- ☆250Updated 5 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆186Updated 8 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆778Updated 5 years ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆759Updated 8 years ago
- Quantized Neural Networks (QNNs) on PYNQ☆703Updated 3 years ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,346Updated 3 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆239Updated 4 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- PYNQ学习资料☆171Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆86Updated 6 years ago
- 中文版 Parallel Programming for FPGAs☆753Updated last year
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆871Updated last year
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆574Updated 7 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs (FPGA'17)☆311Updated 4 years ago
- 中文:☆104Updated 5 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆242Updated 6 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆366Updated last year
- Computer Vision Overlays on Pynq☆188Updated 6 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆332Updated 6 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆142Updated 7 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆280Updated 5 years ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆189Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆188Updated last year
- FPGA☆160Updated last year
- FPGA accelerated TinyYOLO v2 object detection neural network☆74Updated 7 years ago
- ☆454Updated last year
- using xilinx xc6slx45 to implement mnist net☆83Updated 7 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago