awai54st / PYNQ-Classification
Python on Zynq FPGA for Convolutional Neural Networks
☆604Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for PYNQ-Classification
- CNN acceleration on virtex-7 FPGA with verilog HDL☆403Updated 6 years ago
- FPGA Accelerator for CNN using Vivado HLS☆297Updated 3 years ago
- ☆242Updated 4 years ago
- Quantized Neural Networks (QNNs) on PYNQ☆671Updated 2 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆726Updated 4 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆777Updated 3 months ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆172Updated 7 years ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆741Updated 7 years ago
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆492Updated 6 years ago
- PYNQ学习资料☆158Updated 4 years ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,252Updated 2 years ago
- Computer Vision Overlays on Pynq☆174Updated 5 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆213Updated 5 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆323Updated 5 years ago
- ☆401Updated 2 months ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆301Updated 3 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆261Updated 4 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆106Updated 7 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆235Updated 3 years ago
- ☆329Updated 4 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆135Updated 6 years ago
- A convolutional neural network implemented in hardware (verilog)☆151Updated 7 years ago
- Implement Tiny YOLO v3 on ZYNQ☆254Updated 2 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆158Updated 7 months ago
- 中文:☆91Updated 4 years ago
- FPGA☆141Updated 4 months ago
- hls code zynq 7020 pynq z2 CNN☆77Updated 5 years ago
- using xilinx xc6slx45 to implement mnist net☆80Updated 6 years ago
- DPU on PYNQ☆202Updated 9 months ago
- PYNQ, Neural network Language model, Overlay☆101Updated 5 years ago