awai54st / PYNQ-ClassificationLinks
Python on Zynq FPGA for Convolutional Neural Networks
☆614Updated 7 years ago
Alternatives and similar repositories for PYNQ-Classification
Users that are interested in PYNQ-Classification are comparing it to the libraries listed below
Sorting:
- FPGA Accelerator for CNN using Vivado HLS☆317Updated 3 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆452Updated 7 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆182Updated 8 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆772Updated 5 years ago
- ☆248Updated 4 years ago
- Quantized Neural Networks (QNNs) on PYNQ☆692Updated 3 years ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,319Updated 3 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆236Updated 6 years ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆755Updated 8 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆142Updated 7 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆308Updated 4 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆864Updated 11 months ago
- A convolutional neural network implemented in hardware (verilog)☆159Updated 7 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 6 years ago
- PYNQ学习资料☆164Updated 5 years ago
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆561Updated 7 years ago
- hls code zynq 7020 pynq z2 CNN☆83Updated 6 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆183Updated last year
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆237Updated 4 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆273Updated 5 years ago
- 中文:☆101Updated 5 years ago
- FPGA☆158Updated last year
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆183Updated last year
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆325Updated 6 years ago
- Computer Vision Overlays on Pynq☆179Updated 5 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆261Updated 2 years ago
- using xilinx xc6slx45 to implement mnist net☆83Updated 7 years ago
- Implement Tiny YOLO v3 on ZYNQ☆295Updated 3 months ago
- 中文版 Parallel Programming for FPGAs☆740Updated 10 months ago