heheda365 / ultra_netView external linksLinks
FPGA-based neural network inference project for 2020 DAC System Design Contest
☆114Feb 22, 2021Updated 4 years ago
Alternatives and similar repositories for ultra_net
Users that are interested in ultra_net are comparing it to the libraries listed below
Sorting:
- The second place winner for DAC-SDC 2020☆99Apr 23, 2022Updated 3 years ago
- ☆21Oct 26, 2022Updated 3 years ago
- ☆243Jun 21, 2022Updated 3 years ago
- ☆19Mar 16, 2022Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Jul 8, 2020Updated 5 years ago
- ☆26Nov 4, 2022Updated 3 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28May 11, 2022Updated 3 years ago
- ☆17Nov 20, 2022Updated 3 years ago
- DAC System Design Contest 2020☆29Jun 11, 2020Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆92May 25, 2019Updated 6 years ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆194Jan 10, 2024Updated 2 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Nov 25, 2018Updated 7 years ago
- ☆11Apr 15, 2024Updated last year
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆282Dec 5, 2019Updated 6 years ago
- ☆35Jul 24, 2019Updated 6 years ago
- ☆23Oct 7, 2021Updated 4 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆241Apr 12, 2021Updated 4 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆204Nov 14, 2021Updated 4 years ago
- A collection of tutorials for the fpgaConvNet framework.☆49Sep 20, 2024Updated last year
- ☆35Mar 1, 2019Updated 6 years ago
- Vivado HLS study notes, courses, documents.☆12Dec 7, 2019Updated 6 years ago
- A collection of URLs related to High Level Synthesis (HLS).☆13Jun 26, 2021Updated 4 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Aug 26, 2021Updated 4 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆336Jul 9, 2019Updated 6 years ago
- ☆32Mar 31, 2025Updated 10 months ago
- ☆72Feb 16, 2023Updated 3 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆890Jul 29, 2024Updated last year
- An HLS based winograd systolic CNN accelerator☆54Jul 18, 2021Updated 4 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 4 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆374Jan 20, 2025Updated last year
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53May 29, 2018Updated 7 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33May 30, 2019Updated 6 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Dec 16, 2021Updated 4 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- Codes to implement MobileNet V2 in a FPGA☆28Dec 21, 2020Updated 5 years ago
- ☆19Mar 21, 2023Updated 2 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆226Apr 22, 2019Updated 6 years ago
- A DNN Accelerator implemented with RTL.☆69Jan 9, 2025Updated last year
- Vitis HLS Library for FINN☆214Updated this week