xjtuiair-cag / XJTU-TriplerLinks
XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.
☆182Updated last year
Alternatives and similar repositories for XJTU-Tripler
Users that are interested in XJTU-Tripler are comparing it to the libraries listed below
Sorting:
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- ☆239Updated 3 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆155Updated 5 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆90Updated 6 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆227Updated 6 years ago
- 中文:☆101Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆84Updated 6 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆306Updated 4 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆143Updated 7 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆186Updated 7 years ago
- ☆33Updated 6 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆338Updated last year
- DPU on PYNQ☆222Updated last year
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆102Updated 6 years ago
- ☆247Updated 4 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 6 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆236Updated 4 years ago
- A DNN Accelerator implemented with RTL.☆64Updated 5 months ago
- ☆46Updated 7 years ago
- Convolution Neural Network of vgg19 model in verilog☆47Updated 7 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆181Updated 8 years ago
- using xilinx xc6slx45 to implement mnist net☆83Updated 6 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆72Updated last year
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆325Updated 5 years ago