sazczmh / PYNQ_Workshop
☆39Updated 6 years ago
Alternatives and similar repositories for PYNQ_Workshop:
Users that are interested in PYNQ_Workshop are comparing it to the libraries listed below
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆38Updated 5 years ago
- A DNN Accelerator implemented with RTL.☆63Updated 3 months ago
- hls code zynq 7020 pynq z2 CNN☆84Updated 6 years ago
- PYNQ学习资料☆163Updated 5 years ago
- Pynq computer vision examples with an OV5640 camera☆46Updated 5 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- FPGA/AES/LeNet/VGG16☆102Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆148Updated last year
- ☆52Updated 2 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆22Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆98Updated 3 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆112Updated 4 years ago
- ☆45Updated 6 years ago
- 中文:☆97Updated 5 years ago
- ☆36Updated 4 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆28Updated 3 years ago
- ☆107Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆155Updated 5 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆33Updated 5 years ago
- This is just for Takk_Zynq_Labs test.☆27Updated 3 years ago
- ☆88Updated 5 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆69Updated 5 years ago
- The CNN based on the Xilinx Vivado HLS☆37Updated 3 years ago
- ☆63Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆71Updated 6 years ago