sazczmh / PYNQ_Workshop
☆39Updated 5 years ago
Alternatives and similar repositories for PYNQ_Workshop:
Users that are interested in PYNQ_Workshop are comparing it to the libraries listed below
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆79Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆95Updated 6 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- 中文:☆95Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆145Updated last year
- PYNQ学习资料☆160Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆81Updated 3 years ago
- A DNN Accelerator implemented with RTL.☆63Updated last month
- Pynq computer vision examples with an OV5640 camera☆45Updated 4 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- The second place winner for DAC-SDC 2020☆97Updated 2 years ago
- ☆51Updated last year
- This is just for Takk_Zynq_Labs test.☆27Updated 3 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆69Updated 5 years ago
- ☆101Updated 4 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆111Updated 4 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- The CNN based on the Xilinx Vivado HLS☆37Updated 3 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆170Updated 11 months ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆28Updated 3 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆141Updated 5 years ago
- ☆29Updated 5 months ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆135Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆84Updated 4 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆36Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆183Updated last year