sazczmh / PYNQ_WorkshopLinks
☆38Updated 6 years ago
Alternatives and similar repositories for PYNQ_Workshop
Users that are interested in PYNQ_Workshop are comparing it to the libraries listed below
Sorting:
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆36Updated 6 years ago
- PYNQ学习资料☆164Updated 5 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆237Updated 4 years ago
- hls code zynq 7020 pynq z2 CNN☆83Updated 6 years ago
- 中文:☆101Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆104Updated 6 years ago
- Pynq computer vision examples with an OV5640 camera☆50Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- A DNN Accelerator implemented with RTL.☆67Updated 7 months ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆156Updated 6 years ago
- DPU on PYNQ☆224Updated last year
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆46Updated 5 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆256Updated 6 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆351Updated last year
- ☆47Updated 7 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- ☆54Updated 2 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆186Updated last year
- achieve softmax in PYNQ with heterogeneous computing.☆64Updated 6 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆135Updated 5 months ago
- This is just for Takk_Zynq_Labs test.☆26Updated 3 years ago
- ☆65Updated 6 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆190Updated 7 years ago
- FPGA☆158Updated last year
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆106Updated 7 years ago
- ☆33Updated 10 months ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- using xilinx xc6slx45 to implement mnist net☆83Updated 7 years ago