sazczmh / PYNQ_WorkshopLinks
☆38Updated 6 years ago
Alternatives and similar repositories for PYNQ_Workshop
Users that are interested in PYNQ_Workshop are comparing it to the libraries listed below
Sorting:
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 6 years ago
- PYNQ学习资料☆166Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- hls code zynq 7020 pynq z2 CNN☆82Updated 6 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆238Updated 4 years ago
- 中文:☆102Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆159Updated 6 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 8 months ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆186Updated last year
- Pynq computer vision examples with an OV5640 camera☆52Updated 5 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆359Updated last year
- DPU on PYNQ☆227Updated last month
- some interesting demos for starters☆84Updated 2 years ago
- ☆33Updated last year
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆46Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆225Updated 2 years ago
- 在FPGA上 面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆261Updated 7 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆147Updated 6 months ago
- 2019 SEU-Xilinx Summer School☆50Updated 6 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆65Updated 6 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆193Updated 7 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆166Updated 5 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆114Updated 4 years ago
- FPGA☆158Updated last year
- ☆66Updated 6 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 4 years ago