sazczmh / PYNQ_WorkshopLinks
☆38Updated 6 years ago
Alternatives and similar repositories for PYNQ_Workshop
Users that are interested in PYNQ_Workshop are comparing it to the libraries listed below
Sorting:
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 6 years ago
- PYNQ学习资料☆172Updated 5 years ago
- Pynq computer vision examples with an OV5640 camera☆55Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆86Updated 6 years ago
- CNN accelerator implemented with Spinal HDL☆154Updated last year
- A FPGA Based CNN accelerator, following Google's TPU V1.☆161Updated 6 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 9 months ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆239Updated 4 years ago
- 中文:☆104Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆47Updated 5 years ago
- ☆55Updated 2 years ago
- ☆33Updated last year
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆267Updated 7 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆71Updated 6 years ago
- DPU on PYNQ☆228Updated 2 months ago
- ☆48Updated 7 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆230Updated 2 years ago
- some interesting demos for starters☆85Updated 2 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆366Updated last year
- This is just for Takk_Zynq_Labs test.☆26Updated 3 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆188Updated last year
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆154Updated 7 months ago
- The CNN based on the Xilinx Vivado HLS☆37Updated 4 years ago
- FPGA☆160Updated last year
- achieve softmax in PYNQ with heterogeneous computing.☆66Updated 7 years ago
- 一个开源的FPGA神经网络加速器。☆181Updated 2 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆115Updated 4 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago