Xilinx / CHaiDNNLinks
HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs
☆332Updated 6 years ago
Alternatives and similar repositories for CHaiDNN
Users that are interested in CHaiDNN are comparing it to the libraries listed below
Sorting:
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆312Updated 4 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆224Updated 6 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆145Updated 7 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆230Updated 6 years ago
- ☆249Updated 4 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆154Updated 5 years ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆188Updated last year
- Getting Started with Xilinx ML Suite☆339Updated 4 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆280Updated 5 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Updated 6 years ago
- DPU on PYNQ☆228Updated last month
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆430Updated 5 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆164Updated 3 years ago
- ☆83Updated 5 years ago
- Vitis HLS Library for FINN☆208Updated last week
- FPGA Accelerator for CNN using Vivado HLS☆323Updated 3 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆366Updated 8 months ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆185Updated 8 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆265Updated 2 years ago
- Formerly known as the 'reVISION Getting Started Guide', the Embedded Reference Platforms User Guide covers the embedded vision reference …☆11Updated last year
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93Updated 6 years ago
- Documentation for NVDLA.☆254Updated 2 months ago
- ☆338Updated 5 years ago
- ☆117Updated 4 years ago
- A convolutional neural network implemented in hardware (verilog)☆161Updated 8 years ago
- ☆131Updated 3 months ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆159Updated 6 years ago
- An Open Source Deep Learning Inference Engine Based on FPGA☆160Updated 4 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆111Updated 7 years ago