Xilinx / CHaiDNNLinks
HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs
☆325Updated 5 years ago
Alternatives and similar repositories for CHaiDNN
Users that are interested in CHaiDNN are comparing it to the libraries listed below
Sorting:
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆216Updated 6 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆303Updated 4 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆226Updated 6 years ago
- ☆246Updated 4 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆143Updated 7 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆272Updated 5 years ago
- DPU on PYNQ☆221Updated last year
- FPGA Accelerator for CNN using Vivado HLS☆318Updated 3 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 7 years ago
- Documentation for NVDLA.☆248Updated 10 months ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆181Updated 8 years ago
- ☆335Updated 4 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆342Updated 4 months ago
- Getting Started with Xilinx ML Suite☆339Updated 4 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆258Updated 2 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆154Updated 5 years ago
- Vitis HLS Library for FINN☆197Updated last week
- Formerly known as the 'reVISION Getting Started Guide', the Embedded Reference Platforms User Guide covers the embedded vision reference …☆11Updated last year
- A FPGA Based CNN accelerator, following Google's TPU V1.☆153Updated 5 years ago
- ☆84Updated 4 years ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆181Updated last year
- ☆119Updated 3 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆161Updated 3 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆319Updated 4 months ago
- A convolutional neural network implemented in hardware (verilog)☆157Updated 7 years ago
- Xilinx Deep Learning IP☆92Updated 4 years ago
- ☆126Updated 6 months ago
- SDAccel Examples☆357Updated 3 years ago
- ☆119Updated 7 years ago