louisliuwei / PynqDocsLinks
PYNQ学习资料
☆164Updated 5 years ago
Alternatives and similar repositories for PynqDocs
Users that are interested in PynqDocs are comparing it to the libraries listed below
Sorting:
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆237Updated 4 years ago
- 中文:☆101Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆83Updated 6 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 5 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆183Updated last year
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆202Updated last year
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆236Updated 6 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆64Updated 6 years ago
- FPGA☆158Updated last year
- 2019 SEU-Xilinx Summer School☆49Updated 5 years ago
- ☆38Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆105Updated 6 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆249Updated 6 years ago
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- ☆136Updated 10 years ago
- ☆46Updated 7 years ago
- CNN accelerator implemented with Spinal HDL☆150Updated last year
- Implement Tiny YOLO v3 on ZYNQ☆295Updated 3 months ago
- Pynq computer vision examples with an OV5640 camera☆48Updated 5 years ago
- ☆62Updated 2 years ago
- FPGA Accelerator for CNN using Vivado HLS☆317Updated 3 years ago
- using xilinx xc6slx45 to implement mnist net☆83Updated 7 years ago
- 一个开源的FPGA神经网络加速器。☆169Updated last year
- ☆147Updated 3 weeks ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆156Updated 2 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 6 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆347Updated last year
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆46Updated 5 years ago