an sata controller using smallest resource.
☆17Feb 5, 2014Updated 12 years ago
Alternatives and similar repositories for ahci_mpi
Users that are interested in ahci_mpi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Repository for GIT☆37May 4, 2021Updated 5 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 8 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆72Jul 25, 2018Updated 8 years ago
- ☆92May 4, 2017Updated 9 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆39Dec 24, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- mirror of https://git.elphel.com/Elphel/x393_sata☆37May 12, 2020Updated 6 years ago
- Wishbone to AXI bridge (VHDL)☆51Aug 29, 2019Updated 7 years ago
- development interface mil-std-1553b for system on chip☆26Feb 2, 2018Updated 8 years ago
- ZyncMV is an open source machine/computer vision platform using the Xilinx Zync FPGA+ ARM Cortex A9 SoC☆21Feb 12, 2017Updated 9 years ago
- Golang package for PCI Express data transfers☆13Apr 24, 2018Updated 8 years ago
- ☆39Feb 14, 2018Updated 8 years ago
- doppioDB - A hardware accelerated database☆53May 2, 2017Updated 9 years ago
- Multi-threaded 32-bit embedded core family.☆24Jul 9, 2012Updated 14 years ago
- ☆19Oct 5, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Public repository of the data, scripts and methodology presented in the paper "Towards On-Board SAR Processing with FPGA Accelerators and…☆14Apr 12, 2023Updated 3 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 8 years ago
- The implementation of AD9371 on KC705☆21Jun 10, 2025Updated last year
- MicroPython port to litex FPGA platforms☆42Apr 7, 2020Updated 6 years ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 6 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 8 years ago
- A quick sample app to demonstrate usage of react-admin with hasura data provider.☆16Jan 23, 2019Updated 7 years ago
- Triple Modular Redundancy☆33Sep 4, 2019Updated 7 years ago
- Automatically exported from code.google.com/p/gnsssdr☆17Mar 13, 2015Updated 11 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Centaur, a framework for hybrid CPU-FPGA databases☆28May 2, 2017Updated 9 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆158Oct 4, 2026Updated last week
- SQRL Port of ethminer☆11Feb 1, 2021Updated 5 years ago
- A new CASPER toolflow based on an HDL primitives library☆17Apr 11, 2012Updated 14 years ago
- The FPGA design for the FreeSRP's Artix 7 FPGA☆25Apr 12, 2017Updated 9 years ago
- SDCC plug-in for MPLABX☆16Dec 1, 2020Updated 5 years ago
- A ReactJS boilerplate that includes Apollo-Client and GraphQL Server configuration☆13Mar 18, 2025Updated last year
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆78Jun 2, 2024Updated 2 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Streaming FPGA/ASIC code generator for Google Protocol Buffers.☆19Jan 29, 2021Updated 5 years ago
- Quick Python to scan Model 100 keyboard and send chars to uinput☆14Jul 17, 2017Updated 9 years ago
- AXI4 with a FIFO integrated with VIP☆25Feb 29, 2024Updated 2 years ago
- PCR-LAMP Diagnostic Device☆11Sep 2, 2020Updated 6 years ago
- Python 2 and 3 module to generate QR Codes☆12Dec 21, 2021Updated 4 years ago
- ☆14Jan 29, 2021Updated 5 years ago
- kintex7 ov13850 fpga mipi camera☆22Dec 2, 2025Updated 10 months ago