TomG008 / SkyNet
☆237Updated 2 years ago
Alternatives and similar repositories for SkyNet:
Users that are interested in SkyNet are comparing it to the libraries listed below
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆176Updated last year
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆112Updated 4 years ago
- The second place winner for DAC-SDC 2020☆97Updated 2 years ago
- ☆33Updated 5 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆324Updated 5 years ago
- ☆53Updated 5 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆225Updated 6 years ago
- ☆35Updated 5 years ago
- "Forked" from Xilinx/Edge-AI-Platform-Tutorials☆17Updated 5 years ago
- An Open Source Deep Learning Inference Engine Based on FPGA☆158Updated 4 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆111Updated 7 years ago
- ☆246Updated 4 years ago
- hls code zynq 7020 pynq z2 CNN☆84Updated 6 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆209Updated 5 years ago
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Updated 7 years ago
- 中文:☆97Updated 5 years ago
- Residual Binarized Neural Network☆43Updated 7 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆303Updated 4 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆268Updated 5 years ago
- using xilinx xc6slx45 to implement mnist net☆83Updated 6 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆148Updated 5 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆108Updated 6 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 5 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆71Updated 6 years ago
- FPGA Accelerator for CNN using Vivado HLS☆317Updated 3 years ago
- DPU on PYNQ☆216Updated last year