TomG008 / SkyNetLinks
☆239Updated 3 years ago
Alternatives and similar repositories for SkyNet
Users that are interested in SkyNet are comparing it to the libraries listed below
Sorting:
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆90Updated 6 years ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆182Updated last year
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- ☆33Updated 6 years ago
- ☆247Updated 4 years ago
- ☆53Updated 5 years ago
- ☆35Updated 5 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆227Updated 6 years ago
- An Open Source Deep Learning Inference Engine Based on FPGA☆158Updated 4 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆325Updated 5 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 6 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆72Updated last year
- hls code zynq 7020 pynq z2 CNN☆84Updated 6 years ago
- "Forked" from Xilinx/Edge-AI-Platform-Tutorials☆18Updated 5 years ago
- DPU on PYNQ☆222Updated last year
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆306Updated 4 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆215Updated 6 years ago
- FPGA Accelerator for CNN using Vivado HLS☆317Updated 3 years ago
- 中文:☆101Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆273Updated 5 years ago
- using xilinx xc6slx45 to implement mnist net☆83Updated 6 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆155Updated 5 years ago
- Residual Binarized Neural Network☆43Updated 7 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 6 years ago