☆244Jun 21, 2022Updated 3 years ago
Alternatives and similar repositories for SkyNet
Users that are interested in SkyNet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The second place winner for DAC-SDC 2020☆100Apr 23, 2022Updated 3 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆114Feb 22, 2021Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93May 25, 2019Updated 6 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Jul 8, 2020Updated 5 years ago
- ☆35Jul 24, 2019Updated 6 years ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆198Jan 10, 2024Updated 2 years ago
- ☆19Mar 16, 2022Updated 4 years ago
- ☆22Oct 26, 2022Updated 3 years ago
- ☆26Nov 4, 2022Updated 3 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28May 11, 2022Updated 3 years ago
- ☆73Mar 22, 2020Updated 6 years ago
- DAC System Design Contest 2020☆29Jun 11, 2020Updated 5 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Nov 25, 2018Updated 7 years ago
- ☆35Mar 1, 2019Updated 7 years ago
- ☆11Apr 15, 2024Updated last year
- ☆17Nov 20, 2022Updated 3 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆285Dec 5, 2019Updated 6 years ago
- ☆53Jul 24, 2019Updated 6 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆445Dec 2, 2019Updated 6 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆241Apr 12, 2021Updated 4 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆376Jan 20, 2025Updated last year
- ☆23Oct 7, 2021Updated 4 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆336Jul 9, 2019Updated 6 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆901Jul 29, 2024Updated last year
- ☆29Jun 10, 2019Updated 6 years ago
- ☆32Apr 21, 2019Updated 6 years ago
- Vitis HLS Library for FINN☆216Feb 25, 2026Updated 3 weeks ago
- ☆28Nov 5, 2021Updated 4 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆336Jan 20, 2025Updated last year
- Vivado HLS study notes, courses, documents.☆12Dec 7, 2019Updated 6 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Mar 15, 2020Updated 6 years ago
- ☆72Feb 16, 2023Updated 3 years ago
- ☆768Jan 22, 2026Updated 2 months ago
- ☆19Mar 17, 2021Updated 5 years ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,367Feb 14, 2022Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆54Jul 18, 2021Updated 4 years ago
- An open-sourced PyTorch library for developing energy efficient multiplication-less models and applications.☆14Feb 3, 2025Updated last year
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆205Nov 14, 2021Updated 4 years ago
- A collection of URLs related to High Level Synthesis (HLS).☆13Jun 26, 2021Updated 4 years ago