xupsh / 2021_CN_WinterCamp
2021 Xilinx China Winter Camp
☆12Updated 3 years ago
Alternatives and similar repositories for 2021_CN_WinterCamp:
Users that are interested in 2021_CN_WinterCamp are comparing it to the libraries listed below
- ☆17Updated 2 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆103Updated 6 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆51Updated 6 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- ☆26Updated 6 years ago
- Tutorials on HLS Design☆51Updated 5 years ago
- PYNQ Composabe Overlays☆70Updated 7 months ago
- ☆14Updated 9 years ago
- 2019 SEU-Xilinx Summer School☆47Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- HOG + SVM on FPGA☆26Updated 4 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆26Updated last year
- Convolution Neural Network of vgg19 model in verilog☆45Updated 7 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆71Updated 5 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆27Updated 4 years ago
- view at https://xupsh.github.io/ccc2021/☆24Updated 2 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆18Updated 7 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆22Updated 3 months ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- Reconfigurable Binary Engine☆15Updated 3 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 6 years ago
- Systolic array implementations for Cholesky, LU, and QR decomposition☆39Updated 2 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆33Updated 2 years ago
- Huffman encoding core (Vivado HLS Project)☆12Updated 5 years ago
- The Verilog source code for DRUM approximate multiplier.☆29Updated last year
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆22Updated 2 years ago