xupsh / 2021_CN_WinterCamp
2021 Xilinx China Winter Camp
☆12Updated 3 years ago
Alternatives and similar repositories for 2021_CN_WinterCamp:
Users that are interested in 2021_CN_WinterCamp are comparing it to the libraries listed below
- Ultra96 PYNQ入门之一次简单的总结☆14Updated 4 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 6 years ago
- ☆27Updated 6 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 7 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆104Updated 6 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆51Updated 6 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆70Updated 5 years ago
- PYNQ Composabe Overlays☆70Updated 8 months ago
- Huffman encoding core (Vivado HLS Project)☆12Updated 5 years ago
- NVDLA small config implementation on Zynq ZCU104 (evaluation)☆23Updated 5 years ago
- 2019 SEU-Xilinx Summer School☆48Updated 5 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- ☆17Updated 2 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 4 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆28Updated 3 years ago
- HOG + SVM on FPGA☆26Updated 4 years ago
- Updated version of the XUP Workshops☆18Updated 6 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- ☆14Updated 9 years ago
- A multi-board Extended Kalman Filter (EKF)☆31Updated 6 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆68Updated last year
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆30Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Tutorials on HLS Design☆51Updated 5 years ago
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆20Updated 5 years ago
- Pynq computer vision examples with an OV5640 camera☆45Updated 4 years ago
- HOG-SVM algorithm implemented in a Zynq 7000 SoC (Digilent ZYBO)☆15Updated 6 years ago