xupsh / 2021_CN_WinterCampLinks
2021 Xilinx China Winter Camp
☆11Updated 4 years ago
Alternatives and similar repositories for 2021_CN_WinterCamp
Users that are interested in 2021_CN_WinterCamp are comparing it to the libraries listed below
Sorting:
- Updated version of the XUP Workshops☆18Updated 6 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 8 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- HOG + SVM on FPGA☆26Updated 4 years ago
- Ultra96 PYNQ入门之一次简单的总结☆13Updated 5 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆53Updated 6 years ago
- Huffman encoding core (Vivado HLS Project)☆12Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆39Updated 2 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- A tool for those who want to use Vivado's batch mode more easily☆17Updated 5 years ago
- ☆14Updated 9 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆47Updated 7 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆69Updated 6 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- ☆19Updated 2 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- ☆16Updated 2 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated last month
- OpenDLA for trying the demo and FPGA solution☆16Updated 2 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆21Updated 5 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆10Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆46Updated 8 months ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- verilog CNN generator for FPGA☆34Updated 4 years ago
- PYNQ Composabe Overlays☆73Updated last year
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago