xupsh / 2021_CN_WinterCamp
2021 Xilinx China Winter Camp
☆12Updated 3 years ago
Related projects: ⓘ
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆101Updated 6 years ago
- ☆25Updated 6 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆29Updated last year
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆47Updated 7 years ago
- NVDLA small config implementation on Zynq ZCU104 (evaluation)☆22Updated 5 years ago
- Verilog Convolutional Neural Network on PYNQ☆27Updated 6 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆48Updated 6 years ago
- Caffe to VHDL☆66Updated 4 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆18Updated 7 years ago
- ☆16Updated 2 years ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 3 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆38Updated 2 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 7 years ago
- 2019 SEU-Xilinx Summer School☆46Updated 5 years ago
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆19Updated 5 years ago
- PYNQ Composabe Overlays☆63Updated 3 months ago
- ☆43Updated 4 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆70Updated 5 years ago
- Systolic array implementations for Cholesky, LU, and QR decomposition☆38Updated 5 years ago
- IP operations in verilog (simulation and implementation on ice40)☆52Updated 4 years ago
- Huffman encoding core (Vivado HLS Project)☆12Updated 4 years ago
- Tutorials on HLS Design☆47Updated 4 years ago
- Updated version of the XUP Workshops☆17Updated 6 years ago
- Design contest for DAC 2018☆17Updated 6 years ago
- ☆13Updated 8 years ago
- This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.☆13Updated 6 years ago
- CNN accelerator☆26Updated 7 years ago
- Design for 4 x 4 Matrix Multiplication using Verilog☆26Updated 9 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆27Updated 3 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆20Updated 3 years ago