xupsh / 2021_CN_WinterCamp
2021 Xilinx China Winter Camp
☆11Updated 4 years ago
Alternatives and similar repositories for 2021_CN_WinterCamp
Users that are interested in 2021_CN_WinterCamp are comparing it to the libraries listed below
Sorting:
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆69Updated 6 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆51Updated 6 years ago
- ☆14Updated 9 years ago
- The Verilog source code for DRUM approximate multiplier.☆30Updated 2 years ago
- ☆28Updated 7 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 8 years ago
- ☆16Updated 2 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆74Updated last year
- PYNQ Composabe Overlays☆71Updated 11 months ago
- A multi-board Extended Kalman Filter (EKF)☆31Updated 6 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- ☆16Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- NVDLA small config implementation on Zynq ZCU104 (evaluation)☆23Updated 6 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆30Updated 5 years ago
- Systolic array implementations for Cholesky, LU, and QR decomposition☆42Updated 6 months ago
- To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…☆52Updated 6 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆48Updated 7 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆41Updated 7 months ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- AMD Xilinx University Program Vivado tutorial☆40Updated 2 years ago
- Caffe to VHDL☆67Updated 4 years ago
- ☆56Updated 4 years ago
- Tutorials on HLS Design☆51Updated 5 years ago
- CNN accelerator☆27Updated 7 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆10Updated 11 months ago
- Huffman encoding core (Vivado HLS Project)☆12Updated 5 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆28Updated 3 years ago