elliothe / N3H_Core
[FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores
☆12Updated 2 years ago
Related projects: ⓘ
- ☆17Updated last year
- Express DLA implementation for FPGA, revised based on NVDLA.☆9Updated 4 years ago
- Designs for finalist teams of the DAC System Design Contest☆34Updated 4 years ago
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- ☆32Updated 5 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 7 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆12Updated last month
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆14Updated 6 months ago
- ☆18Updated 2 years ago
- ☆23Updated 2 years ago
- CNN Accelerator in Frequency Domain☆10Updated 4 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆35Updated 4 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆17Updated last year
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆20Updated 3 years ago
- ☆17Updated last year
- ☆16Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆23Updated 4 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆14Updated 2 years ago
- ☆23Updated 6 months ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 2 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆22Updated last year
- SAMO: Streaming Architecture Mapping Optimisation☆31Updated 11 months ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Updated 4 years ago
- ☆21Updated 4 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆19Updated 2 years ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆46Updated 3 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated last year
- A bit-level sparsity-awared multiply-accumulate process element.☆9Updated 2 months ago