elliothe / N3H_Core
[FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores
☆12Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for N3H_Core
- ☆18Updated last year
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆19Updated last year
- CNN Accelerator in Frequency Domain☆10Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆19Updated this week
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 2 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆17Updated 8 months ago
- Designs for finalist teams of the DAC System Design Contest☆35Updated 4 years ago
- ☆22Updated 5 years ago
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- ☆15Updated 3 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆9Updated 5 years ago
- ☆24Updated 8 months ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- ☆32Updated 5 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆35Updated 4 years ago
- ☆13Updated 4 years ago
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆20Updated last year
- ☆12Updated 11 months ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆22Updated 2 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆12Updated 8 years ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 3 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆21Updated 3 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 7 years ago
- ☆18Updated last year
- ☆19Updated 2 years ago
- ☆55Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago