elliothe / N3H_CoreLinks
[FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores
☆12Updated 3 years ago
Alternatives and similar repositories for N3H_Core
Users that are interested in N3H_Core are comparing it to the libraries listed below
Sorting:
- ☆15Updated 2 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- ☆25Updated 2 years ago
- ☆28Updated 4 months ago
- ☆16Updated 4 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 5 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 4 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago
- ☆34Updated 6 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆24Updated last year
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆12Updated 9 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- ☆72Updated 2 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆21Updated last year
- ☆27Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆25Updated 3 months ago
- ☆10Updated 8 months ago
- ☆58Updated 5 years ago
- A general framework for optimizing DNN dataflow on systolic array☆39Updated 4 years ago
- Implementation of Input Stationary, Weight Stationary and Output Stationary dataflow for given neural network on a tiled architecture☆9Updated 5 years ago
- Open-source of MSD framework☆16Updated last year
- An HBM FPGA based SpMV Accelerator☆13Updated 11 months ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 3 years ago
- ☆18Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 5 months ago