elliothe / N3H_Core
[FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores
☆12Updated 3 years ago
Alternatives and similar repositories for N3H_Core:
Users that are interested in N3H_Core are comparing it to the libraries listed below
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- ☆33Updated 6 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- ☆16Updated 4 years ago
- ☆22Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆10Updated 11 months ago
- ☆16Updated 2 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆9Updated 5 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆22Updated 3 years ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 8 years ago
- ☆27Updated 5 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- Digital Design Lab Spring 2019 Final Project☆11Updated 5 years ago
- ☆23Updated 2 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆24Updated last year
- ☆57Updated 5 years ago
- ☆26Updated last month
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 2 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆41Updated 7 months ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 4 years ago
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆18Updated 3 weeks ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆20Updated 3 years ago
- Open-source of MSD framework☆16Updated last year
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago