elliothe / N3H_CoreLinks
[FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores
☆12Updated 3 years ago
Alternatives and similar repositories for N3H_Core
Users that are interested in N3H_Core are comparing it to the libraries listed below
Sorting:
- ☆24Updated 2 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- ☆33Updated 6 years ago
- ☆16Updated 4 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆33Updated last year
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆24Updated last year
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- ☆16Updated 2 years ago
- ☆58Updated 5 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆12Updated 9 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆23Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 4 months ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- ☆27Updated 5 years ago
- CNN accelerator☆27Updated 8 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 5 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆27Updated 3 months ago
- ☆20Updated 3 years ago
- A general framework for optimizing DNN dataflow on systolic array☆39Updated 4 years ago
- ☆71Updated 2 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆23Updated 3 months ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- ☆30Updated 8 months ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 8 years ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Updated 5 years ago