elliothe / N3H_CoreLinks
[FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores
☆11Updated 4 years ago
Alternatives and similar repositories for N3H_Core
Users that are interested in N3H_Core are comparing it to the libraries listed below
Sorting:
- ☆26Updated 3 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- ☆17Updated 4 years ago
- ☆35Updated 6 years ago
- ☆16Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- ☆31Updated 9 months ago
- ☆64Updated 5 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Updated 3 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 8 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆29Updated last year
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆21Updated last year
- A general framework for optimizing DNN dataflow on systolic array☆38Updated 5 years ago
- ☆72Updated 2 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13Updated 9 years ago
- ☆18Updated 2 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆12Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆49Updated 10 months ago
- ☆12Updated 2 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 3 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆29Updated 4 months ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Updated 6 years ago
- ☆28Updated 6 years ago
- ☆71Updated 5 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆39Updated 6 years ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Updated 5 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆23Updated 3 years ago