This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems using Vivado HLS. Now under 2018.2 version.
☆37Aug 2, 2019Updated 6 years ago
Alternatives and similar repositories for High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS
Users that are interested in High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS are comparing it to the libraries listed below
Sorting:
- ☆39Mar 11, 2019Updated 6 years ago
- PYNQ学习资料☆175Nov 28, 2019Updated 6 years ago
- 中文版 Parallel Programming for FPGAs☆15Nov 20, 2019Updated 6 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆241Apr 12, 2021Updated 4 years ago
- A tool for those who want to use Vivado's batch mode more easily☆17Dec 16, 2019Updated 6 years ago
- Pynq computer vision examples with an OV5640 camera☆60Mar 30, 2020Updated 5 years ago
- DAC System Design Contest 2020☆29Jun 11, 2020Updated 5 years ago
- 哈尔滨工业大学（深圳）2021年球季学期深度学习体系结构实验☆17Oct 1, 2022Updated 3 years ago
- 中文：☆109Nov 29, 2019Updated 6 years ago
- Ultra96 PYNQ入门之一次简单的总结☆14May 21, 2020Updated 5 years ago
- YOLO object detector for Movidius Neural Compute Stick (NCS)☆54Apr 25, 2018Updated 7 years ago
- a project build the SSD net in pynq-z2☆15Aug 1, 2020Updated 5 years ago
- This is an open CNN accelerator for everyone to use☆14Jul 15, 2019Updated 6 years ago
- it is a set for all the respository of the project.☆100Jul 23, 2019Updated 6 years ago
- A Winograd based kernel for convolutions in deep learning framework☆15Jul 22, 2017Updated 8 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆39Nov 25, 2019Updated 6 years ago
- PYNQ demo as seen at FPL 2018☆22Nov 23, 2020Updated 5 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆33Aug 13, 2024Updated last year
- ☆23Nov 30, 2018Updated 7 years ago
- A demo for accelerating sobel in xilinx's fpga pynq☆18Jan 31, 2023Updated 3 years ago
- ☆19Mar 16, 2022Updated 3 years ago
- ☆26Dec 12, 2022Updated 3 years ago
- ☆48May 21, 2018Updated 7 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆896Jul 29, 2024Updated last year
- Light-weighted neural network inference for object detection on small-scale FPGA board☆92May 25, 2019Updated 6 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Jan 9, 2019Updated 7 years ago
- 哈工大2023处理器设计与计算机体系结构实验☆29Sep 3, 2024Updated last year
- Python Productivity for ZYNQ☆2,277Mar 2, 2026Updated last week
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28May 11, 2022Updated 3 years ago
- Chisel Things for OFDM☆32Jul 1, 2020Updated 5 years ago
- ☆465Sep 10, 2024Updated last year
- ☆764Jan 22, 2026Updated last month
- Quantized Neural Networks (QNNs) on PYNQ☆704Jan 4, 2022Updated 4 years ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆197Jan 10, 2024Updated 2 years ago
- DASS HLS Compiler☆29Oct 4, 2023Updated 2 years ago
- Official code of the paper "Learning to Reduce Information Bottleneck for Object Detection in Aerial Images"☆11Jul 31, 2023Updated 2 years ago
- 中文版 Parallel Programming for FPGAs☆761Aug 21, 2024Updated last year
- Python on Zynq FPGA for Convolutional Neural Networks☆624May 15, 2018Updated 7 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Jul 8, 2020Updated 5 years ago