dgschwend / zynqnet
Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"
☆748Updated 7 years ago
Alternatives and similar repositories for zynqnet:
Users that are interested in zynqnet are comparing it to the libraries listed below
- Quantized Neural Networks (QNNs) on PYNQ☆679Updated 3 years ago
- FPGA Accelerator for CNN using Vivado HLS☆310Updated 3 years ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,280Updated 3 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆263Updated 5 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆303Updated 4 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆325Updated 5 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆177Updated 8 years ago
- Python on Zynq FPGA for Convolutional Neural Networks☆610Updated 6 years ago
- Getting Started with Xilinx ML Suite☆337Updated 4 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆417Updated 6 years ago
- Verilog Generator of Neural Net Digit Detector for FPGA☆298Updated 2 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆244Updated last year
- FPGA implementation of Cellular Neural Network (CNN)☆138Updated 6 years ago
- ☆245Updated 4 years ago
- ☆330Updated 4 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆745Updated 5 years ago
- A convolutional neural network implemented in hardware (verilog)☆156Updated 7 years ago
- Dataflow compiler for QNN inference on FPGAs☆789Updated this week
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆522Updated 6 years ago
- An open source library for image processing on FPGA.☆572Updated 9 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆409Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆108Updated 7 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆815Updated 6 months ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆321Updated last year
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆226Updated 6 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆235Updated 3 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆219Updated 6 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆324Updated last month
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆138Updated 7 years ago
- ☆642Updated 3 months ago