dgschwend / zynqnetView external linksLinks
Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"
☆769May 26, 2017Updated 8 years ago
Alternatives and similar repositories for zynqnet
Users that are interested in zynqnet are comparing it to the libraries listed below
Sorting:
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆116Jun 24, 2017Updated 8 years ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,367Feb 14, 2022Updated 4 years ago
- Python on Zynq FPGA for Convolutional Neural Networks☆624May 15, 2018Updated 7 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs (FPGA'17)☆311Nov 16, 2020Updated 5 years ago
- FPGA Accelerator for CNN using Vivado HLS☆331Oct 25, 2021Updated 4 years ago
- Quantized Neural Networks (QNNs) on PYNQ☆703Jan 4, 2022Updated 4 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆336Jul 9, 2019Updated 6 years ago
- This is originally a collection of papers on neural network accelerators. Now it's more like my selection of research on deep learning an…☆2,048Nov 8, 2025Updated 3 months ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆92May 25, 2019Updated 6 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆890Jul 29, 2024Updated last year
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆187Jan 28, 2017Updated 9 years ago
- ☆250Oct 13, 2020Updated 5 years ago
- ☆119Dec 20, 2017Updated 8 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Nov 25, 2018Updated 7 years ago
- GUINNESS: A GUI-based binarized deep Neural NEtwork SyntheSizer toward an FPGA☆181Jul 20, 2019Updated 6 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆785Dec 10, 2019Updated 6 years ago
- ☆141Oct 24, 2018Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆105Dec 14, 2023Updated 2 years ago
- ☆39May 12, 2017Updated 8 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆282Dec 5, 2019Updated 6 years ago
- 中文版 Parallel Programming for FPGAs☆761Aug 21, 2024Updated last year
- CNN acceleration on virtex-7 FPGA with verilog HDL☆473Feb 27, 2018Updated 7 years ago
- Caffe to VHDL☆68Jun 17, 2020Updated 5 years ago
- Dataflow compiler for QNN inference on FPGAs☆937Feb 5, 2026Updated last week
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆241Apr 12, 2021Updated 4 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆226Apr 22, 2019Updated 6 years ago
- Ristretto: Quantization and compression of large AI models. Author: Philipp Gysel.☆288Jan 24, 2026Updated 3 weeks ago
- collection of works aiming at reducing model sizes or the ASIC/FPGA accelerator for machine learning☆566Feb 3, 2024Updated 2 years ago
- Getting Started with Xilinx ML Suite☆335Jan 6, 2021Updated 5 years ago
- Implement Tiny YOLO v3 on ZYNQ☆307Apr 14, 2025Updated 10 months ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆273May 6, 2023Updated 2 years ago
- Machine learning on FPGAs using HLS☆1,787Updated this week
- Python Productivity for ZYNQ☆2,272Jan 20, 2026Updated 3 weeks ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆194Jan 10, 2024Updated 2 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Feb 12, 2018Updated 8 years ago
- 使用Verilog实现的CNN模块，可以方便的在FPGA项目中使用☆580Jun 18, 2018Updated 7 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆155Jan 23, 2020Updated 6 years ago
- 中文：☆108Nov 29, 2019Updated 6 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆374Jan 20, 2025Updated last year