dgschwend / zynqnetLinks
Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"
☆767Updated 8 years ago
Alternatives and similar repositories for zynqnet
Users that are interested in zynqnet are comparing it to the libraries listed below
Sorting:
- Quantized Neural Networks (QNNs) on PYNQ☆702Updated 4 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs (FPGA'17)☆311Updated 5 years ago
- Python on Zynq FPGA for Convolutional Neural Networks☆625Updated 7 years ago
- FPGA Accelerator for CNN using Vivado HLS☆328Updated 4 years ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,361Updated 3 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆186Updated 8 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆336Updated 6 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆471Updated 7 years ago
- Getting Started with Xilinx ML Suite☆338Updated 5 years ago
- ☆250Updated 5 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆141Updated 7 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆281Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆114Updated 8 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆269Updated 2 years ago
- A convolutional neural network implemented in hardware (verilog)☆166Updated 8 years ago
- Verilog Generator of Neural Net Digit Detector for FPGA☆314Updated 3 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆144Updated 8 years ago
- ☆338Updated 5 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆783Updated 6 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆437Updated 6 years ago
- Documentation for NVDLA.☆260Updated 5 months ago
- RTL, Cmodel, and testbench for NVDLA☆2,007Updated 3 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆247Updated 7 years ago
- PYNQ, Neural network Language model, Overlay☆112Updated 6 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆226Updated 6 years ago
- An open source library for image processing on FPGA.☆616Updated 10 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆155Updated 5 years ago
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Updated 8 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆884Updated last year
- ☆141Updated 7 years ago