dgschwend / zynqnet
Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"
☆751Updated 7 years ago
Alternatives and similar repositories for zynqnet:
Users that are interested in zynqnet are comparing it to the libraries listed below
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,287Updated 3 years ago
- Quantized Neural Networks (QNNs) on PYNQ☆681Updated 3 years ago
- Python on Zynq FPGA for Convolutional Neural Networks☆610Updated 6 years ago
- FPGA Accelerator for CNN using Vivado HLS☆313Updated 3 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆436Updated 7 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆179Updated 8 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆325Updated 5 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆304Updated 4 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆265Updated 5 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆138Updated 6 years ago
- Getting Started with Xilinx ML Suite☆337Updated 4 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆834Updated 7 months ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆253Updated last year
- An open source library for image processing on FPGA.☆582Updated 9 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆749Updated 5 years ago
- ☆247Updated 4 years ago
- ☆330Updated 4 years ago
- RTL, Cmodel, and testbench for NVDLA☆1,835Updated 3 years ago
- A convolutional neural network implemented in hardware (verilog)☆156Updated 7 years ago
- Verilog Generator of Neural Net Digit Detector for FPGA☆306Updated 2 years ago
- Vitis_Accel_Examples☆532Updated last month
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆109Updated 7 years ago
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆533Updated 6 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆414Updated 5 years ago
- Dataflow compiler for QNN inference on FPGAs☆796Updated this week
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆140Updated 7 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆331Updated 2 months ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆226Updated 6 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆226Updated 6 years ago
- collection of works aiming at reducing model sizes or the ASIC/FPGA accelerator for machine learning☆557Updated last year