dgschwend / zynqnetLinks
Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"
☆759Updated 8 years ago
Alternatives and similar repositories for zynqnet
Users that are interested in zynqnet are comparing it to the libraries listed below
Sorting:
- Quantized Neural Networks (QNNs) on PYNQ☆703Updated 3 years ago
- Python on Zynq FPGA for Convolutional Neural Networks☆623Updated 7 years ago
- FPGA Accelerator for CNN using Vivado HLS☆324Updated 4 years ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,346Updated 3 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆185Updated 8 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆463Updated 7 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆332Updated 6 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆279Updated 5 years ago
- Getting Started with Xilinx ML Suite☆339Updated 4 years ago
- ☆250Updated 5 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆142Updated 7 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- A convolutional neural network implemented in hardware (verilog)☆163Updated 8 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆265Updated 2 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆433Updated 5 years ago
- ☆338Updated 5 years ago
- An open source library for image processing on FPGA.☆611Updated 10 years ago
- Verilog Generator of Neural Net Digit Detector for FPGA☆311Updated 3 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆144Updated 7 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆871Updated last year
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆154Updated 5 years ago
- RTL, Cmodel, and testbench for NVDLA☆1,945Updated 3 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆224Updated 6 years ago
- collection of works aiming at reducing model sizes or the ASIC/FPGA accelerator for machine learning☆563Updated last year
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆777Updated 5 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆241Updated 6 years ago
- Computer Vision Overlays on Pynq☆188Updated 6 years ago
- PYNQ, Neural network Language model, Overlay☆111Updated 6 years ago
- Dataflow compiler for QNN inference on FPGAs☆890Updated this week
- SDAccel Examples☆359Updated 3 years ago