hisrg / PYNQ_CNN_Accelerator_TutorialLinks
中文:
☆101Updated 5 years ago
Alternatives and similar repositories for PYNQ_CNN_Accelerator_Tutorial
Users that are interested in PYNQ_CNN_Accelerator_Tutorial are comparing it to the libraries listed below
Sorting:
- hls code zynq 7020 pynq z2 CNN☆83Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- ☆47Updated 7 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 7 months ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- PYNQ学习资料☆164Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆96Updated last year
- FPGA/AES/LeNet/VGG16☆106Updated 6 years ago
- using xilinx xc6slx45 to implement mnist net☆83Updated 7 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆186Updated last year
- FPGA☆158Updated last year
- A FPGA Based CNN accelerator, following Google's TPU V1.☆158Updated 6 years ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆43Updated 6 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆36Updated 6 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆237Updated 4 years ago
- FPGA Accelerator for CNN using Vivado HLS☆319Updated 3 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆238Updated 6 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- The CNN based on the Xilinx Vivado HLS☆36Updated 3 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆64Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆73Updated 7 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆46Updated 5 years ago