hisrg / PYNQ_CNN_Accelerator_Tutorial
中文:
☆97Updated 5 years ago
Alternatives and similar repositories for PYNQ_CNN_Accelerator_Tutorial:
Users that are interested in PYNQ_CNN_Accelerator_Tutorial are comparing it to the libraries listed below
- hls code zynq 7020 pynq z2 CNN☆81Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆109Updated 7 years ago
- PYNQ学习资料☆163Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆99Updated 6 years ago
- using xilinx xc6slx45 to implement mnist net☆83Updated 6 years ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆38Updated 6 years ago
- An LeNet RTL implement onto FPGA☆44Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆85Updated 4 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆144Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆92Updated last year
- ☆45Updated 6 years ago
- The second place winner for DAC-SDC 2020☆97Updated 2 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆71Updated 6 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆172Updated last year
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆69Updated 5 years ago
- A DNN Accelerator implemented with RTL.☆63Updated 2 months ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆36Updated 4 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- FPGA Accelerator for CNN using Vivado HLS☆313Updated 3 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆236Updated 3 years ago
- The CNN based on the Xilinx Vivado HLS☆37Updated 3 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆38Updated 4 years ago
- FPGA☆151Updated 8 months ago
- Face recognition, computer vision, deep learning, PYNQ, Movidius NCS☆59Updated 6 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- ☆104Updated 4 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆179Updated 7 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 5 years ago