Alternatives and similar repositories for PYNQ_Workshop:

Users that are interested in PYNQ_Workshop are comparing it to the libraries listed below

• Xilinx / Vivado-Design-Tutorials
  ☆190Updated 2 months ago
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆657Updated 4 months ago
• Xilinx / DPU-PYNQ
  DPU on PYNQ
  ☆214Updated last year
• Xilinx / XilinxBoardStore
  ☆279Updated last week
• Xilinx / PYNQ-ComputerVision
  Computer Vision Overlays on Pynq
  ☆178Updated 5 years ago
• Xilinx / QNN-MO-PYNQ
  ☆247Updated 4 years ago
• Digilent / vivado-library
  ☆607Updated 8 months ago
• louisliuwei / PynqDocs
  PYNQ学习资料
  ☆162Updated 5 years ago
• Digilent / vivado-boards
  ☆424Updated 2 months ago
• Xilinx / finn-examples
  Dataflow QNN inference accelerator examples on FPGAs
  ☆207Updated 2 months ago
• ATaylorCEngFIET / Hackster
  Files used with hackster examples
  ☆144Updated 4 years ago
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆331Updated 2 months ago
• xupsh / pp4fpgas-cn-hls
  HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn
  ☆236Updated 3 years ago
• Xilinx / PYNQ-HelloWorld
  This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.
  ☆101Updated 2 years ago
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆531Updated last month
• AniketBadhan / Convolutional-Neural-Network
  Implementation of CNN using Verilog
  ☆209Updated 7 years ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆791Updated 3 weeks ago
• drichmond / RISC-V-On-PYNQ
  RISC-V Integration for PYNQ
  ☆170Updated 5 years ago
• cathalmccabe / PYNQ_tutorials
  ☆86Updated last year
• Avnet / Ultra96-PYNQ
  Board files to build Ultra 96 PYNQ image
  ☆154Updated 3 months ago
• Xilinx / Vitis-In-Depth-Tutorial
  ☆117Updated 3 years ago
• aquaxis / IPCORE
  ☆130Updated 9 years ago
• IBM / AccDNN
  A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
  ☆414Updated 5 years ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆315Updated 10 months ago
• Xilinx / finn-hlslib
  Vitis HLS Library for FINN
  ☆191Updated last week
• Xilinx / BNN-PYNQ
  Quantized Neural Networks (QNNs) on PYNQ
  ☆681Updated 3 years ago
• fpgasystems / spooNN
  FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)
  ☆265Updated 5 years ago
• vipinkmenon / neuralNetwork
  ☆262Updated last year
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆238Updated 2 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆526Updated last month