Xilinx / PYNQ_WorkshopLinks
☆434Updated 10 months ago
Alternatives and similar repositories for PYNQ_Workshop
Users that are interested in PYNQ_Workshop are comparing it to the libraries listed below
Sorting:
- DPU on PYNQ☆224Updated last year
- ☆210Updated last month
- ☆692Updated 3 weeks ago
- Computer Vision Overlays on Pynq☆179Updated 5 years ago
- RISC-V Integration for PYNQ☆175Updated 6 years ago
- ☆94Updated last year
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆104Updated 2 years ago
- ☆290Updated last month
- ☆623Updated last year
- Dataflow QNN inference accelerator examples on FPGAs☆221Updated 3 months ago
- ☆248Updated 4 years ago
- PYNQ学习资料☆164Updated 5 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆155Updated last year
- Vitis_Accel_Examples☆547Updated 2 weeks ago
- Vitis HLS Library for FINN☆202Updated this week
- PYNQ, Neural network Language model, Overlay☆109Updated 6 years ago
- Implementation of CNN using Verilog☆219Updated 7 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆237Updated 4 years ago
- ☆272Updated last year
- ☆447Updated 6 months ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆273Updated 5 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆349Updated 5 months ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆236Updated 6 years ago
- Board files to build Ultra 96 PYNQ image☆155Updated 6 months ago
- FPGA Accelerator for CNN using Vivado HLS☆317Updated 3 years ago
- ☆118Updated 4 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆183Updated last year
- ☆449Updated last year
- Tutorial notebooks for hls4ml☆348Updated 3 weeks ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆423Updated 5 years ago