Alternatives and similar repositories for PYNQ_Workshop

Users that are interested in PYNQ_Workshop are comparing it to the libraries listed below

• Xilinx / Vivado-Design-Tutorials
  ☆224Updated last month
• Xilinx / DPU-PYNQ
  DPU on PYNQ
  ☆227Updated last month
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆712Updated 2 months ago
• drichmond / RISC-V-On-PYNQ
  RISC-V Integration for PYNQ
  ☆174Updated 6 years ago
• Digilent / vivado-library
  ☆632Updated last month
• Xilinx / PYNQ-ComputerVision
  Computer Vision Overlays on Pynq
  ☆183Updated 5 years ago
• Xilinx / XilinxBoardStore
  ☆295Updated 3 weeks ago
• cathalmccabe / PYNQ_tutorials
  ☆96Updated last year
• Xilinx / QNN-MO-PYNQ
  ☆248Updated 4 years ago
• Xilinx / PYNQ-HelloWorld
  This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.
  ☆106Updated 2 years ago
• Digilent / vivado-boards
  ☆462Updated 2 months ago
• xupsh / pp4fpgas-cn-hls
  HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn
  ☆238Updated 4 years ago
• Xilinx / finn-examples
  Dataflow QNN inference accelerator examples on FPGAs
  ☆231Updated 3 weeks ago
• louisliuwei / PynqDocs
  PYNQ学习资料
  ☆165Updated 5 years ago
• AniketBadhan / Convolutional-Neural-Network
  Implementation of CNN using Verilog
  ☆223Updated 7 years ago
• thedatabusdotio / fpga-ml-accelerator
  This repository hosts the code for an FPGA based accelerator for convolutional neural networks
  ☆160Updated last year
• Xilinx / Vitis-AI-Tutorials
  ☆467Updated last year
• IBM / AccDNN
  A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
  ☆431Updated 5 years ago
• lulinchen / cnn_open
  A hardware implementation of CNN, written by Verilog and synthesized on FPGA
  ☆238Updated 6 years ago
• fpgasystems / spooNN
  FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)
  ☆279Updated 5 years ago
• vipinkmenon / neuralNetwork
  ☆282Updated last year
• drichmond / PYNQ-HLS
  A Tutorial on Putting High-Level Synthesis cores in PYNQ
  ☆107Updated 7 years ago
• Avnet / Ultra96-PYNQ
  Board files to build Ultra 96 PYNQ image
  ☆157Updated this week
• Xilinx / finn-hlslib
  Vitis HLS Library for FINN
  ☆206Updated last month
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆363Updated 7 months ago
• hillhao / PYNQ-project
  PYNQ, Neural network Language model, Overlay
  ☆110Updated 6 years ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆379Updated this week
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆558Updated last month
• Xilinx / Embedded-Design-Tutorials
  ☆146Updated last week
• jofrfu / tinyTPU
  Implementation of a Tensor Processing Unit for embedded systems and the IoT.
  ☆508Updated 6 years ago