Xilinx / PYNQ_Workshop
☆425Updated 7 months ago
Alternatives and similar repositories for PYNQ_Workshop:
Users that are interested in PYNQ_Workshop are comparing it to the libraries listed below
- ☆200Updated last week
- DPU on PYNQ☆219Updated last year
- ☆286Updated last week
- ☆615Updated 10 months ago
- ☆676Updated 5 months ago
- ☆432Updated 4 months ago
- RISC-V Integration for PYNQ☆170Updated 5 years ago
- ☆89Updated last year
- ☆246Updated 4 years ago
- Computer Vision Overlays on Pynq☆178Updated 5 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆213Updated last month
- Verilog AXI stream components for FPGA implementation☆801Updated 2 months ago
- PYNQ学习资料☆163Updated 5 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆236Updated 4 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆102Updated 2 years ago
- PYNQ, Neural network Language model, Overlay☆106Updated 6 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆229Updated 6 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆270Updated 5 years ago
- Board files to build Ultra 96 PYNQ image☆154Updated 4 months ago
- Implementation of CNN using Verilog☆212Updated 7 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆330Updated last year
- Files used with hackster examples☆145Updated 4 years ago
- A git-friendly Vivado wrapper☆233Updated 11 months ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆339Updated 3 months ago
- FPGA Accelerator for CNN using Vivado HLS☆317Updated 3 years ago
- Vitis_Accel_Examples☆537Updated 3 weeks ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆149Updated 10 months ago
- Bus bridges and other odds and ends☆551Updated 3 weeks ago
- Vitis HLS Library for FINN☆192Updated last week
- A convolutional neural network implemented in hardware (verilog)☆158Updated 7 years ago