Alternatives and similar repositories for PYNQ_Workshop

Users that are interested in PYNQ_Workshop are comparing it to the libraries listed below

• Xilinx / Vitis-HLS-Introductory-Examples
  ☆747Updated last week
• Xilinx / DPU-PYNQ
  DPU on PYNQ
  ☆234Updated 4 months ago
• Xilinx / Vivado-Design-Tutorials
  ☆242Updated last week
• Xilinx / XilinxBoardStore
  ☆306Updated this week
• Xilinx / PYNQ-ComputerVision
  Computer Vision Overlays on Pynq
  ☆189Updated 6 years ago
• Xilinx / PYNQ-HelloWorld
  This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.
  ☆107Updated 3 years ago
• Xilinx / finn-examples
  Dataflow QNN inference accelerator examples on FPGAs
  ☆239Updated 3 months ago
• cathalmccabe / PYNQ_tutorials
  ☆101Updated 2 years ago
• Digilent / vivado-library
  ☆653Updated 4 months ago
• louisliuwei / PynqDocs
  PYNQ学习资料
  ☆173Updated 6 years ago
• xupsh / pp4fpgas-cn-hls
  HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn
  ☆241Updated 4 years ago
• drichmond / RISC-V-On-PYNQ
  RISC-V Integration for PYNQ
  ☆179Updated 6 years ago
• AniketBadhan / Convolutional-Neural-Network
  Implementation of CNN using Verilog
  ☆233Updated 8 years ago
• Digilent / vivado-boards
  ☆475Updated 5 months ago
• thedatabusdotio / fpga-ml-accelerator
  This repository hosts the code for an FPGA based accelerator for convolutional neural networks
  ☆173Updated last year
• Xilinx / QNN-MO-PYNQ
  ☆250Updated 5 years ago
• jofrfu / tinyTPU
  Implementation of a Tensor Processing Unit for embedded systems and the IoT.
  ☆525Updated 6 years ago
• IBM / AccDNN
  A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
  ☆435Updated 6 years ago
• Avnet / Ultra96-PYNQ
  Board files to build Ultra 96 PYNQ image
  ☆156Updated 3 months ago
• fpgasystems / spooNN
  FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)
  ☆281Updated 6 years ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆844Updated 9 months ago
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆575Updated this week
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆400Updated 3 months ago
• vipinkmenon / neuralNetwork
  ☆296Updated last year
• changwoolee / lenet5_hls
  FPGA Accelerator for CNN using Vivado HLS
  ☆327Updated 4 years ago
• Xilinx / finn-hlslib
  Vitis HLS Library for FINN
  ☆210Updated this week
• lulinchen / cnn_open
  A hardware implementation of CNN, written by Verilog and synthesized on FPGA
  ☆247Updated 6 years ago
• Xilinx / Vitis-AI-Tutorials
  ☆485Updated last month
• Xilinx / Vitis-In-Depth-Tutorial
  ☆117Updated 4 years ago
• alexforencich / verilog-uart
  Verilog UART
  ☆515Updated 9 months ago