Xilinx / PYNQ_WorkshopLinks
☆454Updated last year
Alternatives and similar repositories for PYNQ_Workshop
Users that are interested in PYNQ_Workshop are comparing it to the libraries listed below
Sorting:
- ☆732Updated 4 months ago
- DPU on PYNQ☆228Updated 2 months ago
- ☆234Updated 2 months ago
- ☆97Updated last year
- ☆303Updated last week
- Dataflow QNN inference accelerator examples on FPGAs☆236Updated 2 months ago
- ☆645Updated 3 months ago
- ☆467Updated 3 months ago
- PYNQ学习资料☆171Updated 5 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆108Updated 2 years ago
- Computer Vision Overlays on Pynq☆188Updated 6 years ago
- Vitis_Accel_Examples☆564Updated 2 months ago
- ☆291Updated last year
- Implementation of CNN using Verilog☆228Updated 8 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆242Updated 6 years ago
- ☆471Updated last week
- RISC-V Integration for PYNQ☆176Updated 6 years ago
- ☆250Updated 5 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆239Updated 4 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆168Updated last year
- Vitis HLS Library for FINN☆208Updated 3 weeks ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆366Updated 9 months ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆279Updated 5 years ago
- ☆146Updated last month
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆154Updated 5 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆387Updated last month
- FPGA Accelerator for CNN using Vivado HLS☆325Updated 4 years ago
- ☆117Updated 4 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆86Updated 2 years ago
- Xilinx Tcl Store☆368Updated 3 weeks ago