Xilinx / PYNQ_Workshop

Related projects ⓘ

Alternatives and complementary repositories for PYNQ_Workshop

• Xilinx / Vitis-HLS-Introductory-Examples
  ☆599Updated last week
• Xilinx / DPU-PYNQ
  DPU on PYNQ
  ☆202Updated 9 months ago
• Xilinx / QNN-MO-PYNQ
  ☆242Updated 4 years ago
• Xilinx / PYNQ-ComputerVision
  Computer Vision Overlays on Pynq
  ☆174Updated 5 years ago
• Xilinx / XilinxBoardStore
  ☆256Updated this week
• Digilent / vivado-boards
  ☆399Updated last year
• louisliuwei / PynqDocs
  PYNQ学习资料
  ☆159Updated 4 years ago
• Digilent / vivado-library
  ☆575Updated 4 months ago
• drichmond / RISC-V-On-PYNQ
  RISC-V Integration for PYNQ
  ☆165Updated 5 years ago
• xupsh / pp4fpgas-cn-hls
  HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn
  ☆235Updated 3 years ago
• Xilinx / Vivado-Design-Tutorials
  ☆158Updated this week
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆307Updated 2 years ago
• hillhao / PYNQ-project
  PYNQ, Neural network Language model, Overlay
  ☆102Updated 5 years ago
• fpgasystems / spooNN
  FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)
  ☆261Updated 4 years ago
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆506Updated last week
• Xilinx / PYNQ-HelloWorld
  This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.
  ☆94Updated 2 years ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆745Updated 3 months ago
• Xilinx / finn
  Dataflow compiler for QNN inference on FPGAs
  ☆748Updated this week
• Xilinx / finn-examples
  Dataflow QNN inference accelerator examples on FPGAs
  ☆185Updated 2 weeks ago
• Xilinx / finn-hlslib
  Vitis HLS Library for FINN
  ☆181Updated last week
• changwoolee / lenet5_hls
  FPGA Accelerator for CNN using Vivado HLS
  ☆299Updated 3 years ago
• lulinchen / cnn_open
  A hardware implementation of CNN, written by Verilog and synthesized on FPGA
  ☆214Updated 5 years ago
• ATaylorCEngFIET / Hackster
  Files used with hackster examples
  ☆141Updated 4 years ago
• AniketBadhan / Convolutional-Neural-Network
  Implementation of CNN using Verilog
  ☆187Updated 7 years ago
• definelicht / hlslib
  A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
  ☆303Updated 6 months ago
• dhm2013724 / yolov2_xilinx_fpga
  A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard
  ☆781Updated 3 months ago
• cathalmccabe / PYNQ_tutorials
  ☆71Updated 11 months ago
• Xilinx / Vitis-AI-Tutorials
  ☆394Updated 5 months ago
• Avnet / Ultra96-PYNQ
  Board files to build Ultra 96 PYNQ image
  ☆152Updated 2 months ago