Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
☆377Jan 20, 2025Updated last year
Alternatives and similar repositories for gemm_hls
Users that are interested in gemm_hls are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆336Jan 20, 2025Updated last year
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆205Nov 14, 2021Updated 4 years ago
- Vitis HLS Library for FINN☆216Feb 25, 2026Updated last month
- AutoSA: Polyhedral-Based Systolic Array Compiler☆240Dec 8, 2022Updated 3 years ago
- ☆773Updated this week
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Sep 27, 2024Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆93Jul 26, 2024Updated last year
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Nov 7, 2019Updated 6 years ago
- Vitis_Accel_Examples☆585Mar 12, 2026Updated last week
- HLS implemented systolic array structure☆41Nov 13, 2017Updated 8 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆185Mar 8, 2026Updated 2 weeks ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆337Jul 9, 2019Updated 6 years ago
- Dataflow compiler for QNN inference on FPGAs☆954Updated this week
- ☆72Feb 16, 2023Updated 3 years ago
- Machine learning on FPGAs using HLS☆1,873Updated this week
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆447Dec 2, 2019Updated 6 years ago
- Vitis Libraries☆1,079Feb 10, 2026Updated last month
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆168Mar 12, 2026Updated last week
- Vitis In-Depth Tutorials☆1,545Mar 12, 2026Updated last week
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆881Jan 16, 2026Updated 2 months ago
- FPGA Accelerator for CNN using Vivado HLS☆338Oct 25, 2021Updated 4 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- ☆30Apr 26, 2019Updated 6 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆340Apr 20, 2024Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 5 years ago
- Systolic array implementations for Cholesky, LU, and QR decomposition☆49Nov 12, 2024Updated last year
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆15Mar 1, 2022Updated 4 years ago
- HLS-based Graph Processing Framework on FPGAs☆149Oct 11, 2022Updated 3 years ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,370Feb 14, 2022Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆54Jul 18, 2021Updated 4 years ago
- ☆244Jun 21, 2022Updated 3 years ago
- A scalable High-Level Synthesis framework on MLIR☆291May 15, 2024Updated last year
- ☆19Mar 16, 2022Updated 4 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆227Apr 22, 2019Updated 6 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Mar 15, 2020Updated 6 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆22Jul 26, 2024Updated last year
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆170Nov 7, 2023Updated 2 years ago
- A Vivado HLS Command Line Helper Tool☆36Oct 6, 2021Updated 4 years ago