☆785Mar 20, 2026Updated 2 months ago
Alternatives and similar repositories for Vitis-HLS-Introductory-Examples
Users that are interested in Vitis-HLS-Introductory-Examples are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Vitis_Accel_Examples☆594Mar 30, 2026Updated last month
- Vitis In-Depth Tutorials☆1,575Mar 25, 2026Updated last month
- Vitis Libraries☆1,099Feb 10, 2026Updated 3 months ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆385Jan 20, 2025Updated last year
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆897Jan 16, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆206Nov 14, 2021Updated 4 years ago
- Vitis HLS Library for FINN☆223Feb 25, 2026Updated 2 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆340Jan 20, 2025Updated last year
- Vitis HLS LLVM source code and examples☆409Sep 30, 2025Updated 7 months ago
- ☆119Jul 15, 2021Updated 4 years ago
- Machine learning on FPGAs using HLS☆1,976Updated this week
- Dataflow compiler for QNN inference on FPGAs☆993Updated this week
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆243Apr 12, 2021Updated 5 years ago
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,776Feb 24, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- AutoSA: Polyhedral-Based Systolic Array Compiler☆241Dec 8, 2022Updated 3 years ago
- Run Time for AIE and FPGA based platforms☆661Updated this week
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- A scalable High-Level Synthesis framework on MLIR☆296May 15, 2024Updated 2 years ago
- ☆509Jan 16, 2026Updated 4 months ago
- ☆474Sep 10, 2024Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆94Jul 26, 2024Updated last year
- Tutorial notebooks for hls4ml☆426Apr 27, 2026Updated 3 weeks ago
- Python Productivity for ZYNQ☆2,303Mar 2, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆245Jun 21, 2022Updated 3 years ago
- ☆137Nov 26, 2025Updated 5 months ago
- HLS-based Graph Processing Framework on FPGAs☆152Oct 11, 2022Updated 3 years ago
- DPU on PYNQ☆248Aug 12, 2025Updated 9 months ago
- Dataflow QNN inference accelerator examples on FPGAs☆257Mar 10, 2026Updated 2 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆100Sep 27, 2024Updated last year
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆171Nov 7, 2023Updated 2 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93May 25, 2019Updated 6 years ago
- ☆52Dec 10, 2019Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- 中文版 Parallel Programming for FPGAs☆768Aug 21, 2024Updated last year
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆913Jul 29, 2024Updated last year
- ☆29Jun 10, 2019Updated 6 years ago
- AMD University Program HLS tutorial☆126Oct 28, 2024Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained. Community-maintained version with binar…☆190Mar 8, 2026Updated 2 months ago
- ☆106Nov 30, 2023Updated 2 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆110Oct 31, 2022Updated 3 years ago