Alternatives and similar repositories for Vitis-HLS-Introductory-Examples

Users that are interested in Vitis-HLS-Introductory-Examples are comparing it to the libraries listed below

• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆575Updated 2 weeks ago
• Xilinx / Vitis-Tutorials
  Vitis In-Depth Tutorials
  ☆1,490Updated last month
• Xilinx / PYNQ_Workshop
  ☆455Updated last year
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆372Updated 10 months ago
• Xilinx / Vivado-Design-Tutorials
  ☆237Updated 4 months ago
• Xilinx / Vitis_Libraries
  Vitis Libraries
  ☆1,051Updated 2 weeks ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆843Updated 9 months ago
• Xilinx / XilinxBoardStore
  ☆306Updated 2 weeks ago
• definelicht / hlslib
  A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
  ☆332Updated 10 months ago
• IBM / AccDNN
  A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
  ☆436Updated 6 years ago
• AniketBadhan / Convolutional-Neural-Network
  Implementation of CNN using Verilog
  ☆233Updated 8 years ago
• Xilinx / Vitis-AI-Tutorials
  ☆483Updated last month
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆698Updated 2 years ago
• KastnerRG / pp4fpgas
  Parallel Programming for FPGAs -- An open-source high-level synthesis book
  ☆866Updated 2 weeks ago
• Xilinx / DPU-PYNQ
  DPU on PYNQ
  ☆234Updated 3 months ago
• Digilent / vivado-library
  ☆652Updated 4 months ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆397Updated 2 months ago
• viduraakalanka / HDL-Bits-Solutions
  This is a repository containing solutions to the problem statements given in HDL Bits website.
  ☆365Updated 2 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,433Updated 2 weeks ago
• jofrfu / tinyTPU
  Implementation of a Tensor Processing Unit for embedded systems and the IoT.
  ☆520Updated 6 years ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆485Updated 5 years ago
• Xilinx / finn-hlslib
  Vitis HLS Library for FINN
  ☆210Updated 2 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,877Updated 9 months ago
• changwoolee / lenet5_hls
  FPGA Accelerator for CNN using Vivado HLS
  ☆327Updated 4 years ago
• LeiWang1999 / ZYNQ-NVDLA
  NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.
  ☆374Updated last year
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆609Updated 7 months ago
• Xilinx / finn-examples
  Dataflow QNN inference accelerator examples on FPGAs
  ☆239Updated 3 months ago
• hunterlew / convolution_network_on_FPGA
  CNN acceleration on virtex-7 FPGA with verilog HDL
  ☆467Updated 7 years ago
• xupsh / pp4fpgas-cn-hls
  HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn
  ☆240Updated 4 years ago
• alexforencich / verilog-uart
  Verilog UART
  ☆515Updated 9 months ago