☆825Jul 13, 2026Updated 3 months ago
Alternatives and similar repositories for Vitis-HLS-Introductory-Examples
Users that are interested in Vitis-HLS-Introductory-Examples are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Vitis_Accel_Examples☆610Aug 31, 2026Updated last month
- Vitis In-Depth Tutorials☆1,628Sep 9, 2026Updated last month
- Vitis Libraries☆1,135Sep 3, 2026Updated last month
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆392Jan 20, 2025Updated last year
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆209Nov 14, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Vitis HLS Library for FINN☆229Oct 19, 2026Updated last week
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆342Jan 20, 2025Updated last year
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆915Jan 16, 2026Updated 9 months ago
- Vitis HLS LLVM source code and examples☆418Aug 4, 2026Updated 2 months ago
- Dataflow compiler for QNN inference on FPGAs☆1,086Updated this week
- Machine learning on FPGAs using HLS☆2,196Updated this week
- ☆120Jul 15, 2021Updated 5 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆246Apr 12, 2021Updated 5 years ago
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,813Feb 24, 2026Updated 8 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A scalable High-Level Synthesis framework on MLIR☆306May 15, 2024Updated 2 years ago
- Run Time for AIE and FPGA based platforms☆693Updated this week
- AutoSA: Polyhedral-Based Systolic Array Compiler☆249Dec 8, 2022Updated 3 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆107Sep 27, 2024Updated 2 years ago
- ☆521Jan 16, 2026Updated 9 months ago
- Tutorial notebooks for hls4ml☆452Oct 19, 2026Updated last week
- Python Productivity for ZYNQ☆2,377Oct 16, 2026Updated 2 weeks ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆96Aug 11, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆246Jun 21, 2022Updated 4 years ago
- ☆141Jul 16, 2026Updated 3 months ago
- DPU on PYNQ☆249Aug 12, 2025Updated last year
- Try the active community-maintained version with binary releases at https://github.com/tuna/tapa . This is the UCLA publication version.☆194Aug 11, 2026Updated 2 months ago
- AMD University Program HLS tutorial☆136Oct 28, 2024Updated 2 years ago
- ☆484Sep 10, 2024Updated 2 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆266Mar 10, 2026Updated 7 months ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆49Jul 24, 2024Updated 2 years ago
- ☆113Nov 30, 2023Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆57Dec 10, 2019Updated 6 years ago
- Build Customized FPGA Implementations for Vivado☆395Updated this week
- Light-weighted neural network inference for object detection on small-scale FPGA board☆92May 25, 2019Updated 7 years ago
- Vitis Model Composer Examples and Tutorials☆130Updated this week
- 中文版 Parallel Programming for FPGAs☆775Aug 21, 2024Updated 2 years ago
- ☆174Sep 15, 2026Updated last month
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆175Nov 7, 2023Updated 2 years ago