Xilinx / Vitis-HLS-Introductory-ExamplesLinks
☆712Updated 2 months ago
Alternatives and similar repositories for Vitis-HLS-Introductory-Examples
Users that are interested in Vitis-HLS-Introductory-Examples are comparing it to the libraries listed below
Sorting:
- Vitis_Accel_Examples☆556Updated last month
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆363Updated 7 months ago
- ☆450Updated last year
- Vitis In-Depth Tutorials☆1,443Updated 3 weeks ago
- Verilog AXI stream components for FPGA implementation☆830Updated 6 months ago
- ☆222Updated last month
- Vitis Libraries☆1,011Updated 3 weeks ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆431Updated 5 years ago
- Vitis HLS Library for FINN☆206Updated last month
- ☆295Updated 3 weeks ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆324Updated 7 months ago
- DPU on PYNQ☆227Updated last month
- Implementation of CNN using Verilog☆224Updated 7 years ago
- ☆465Updated last year
- ☆632Updated last month
- IC implementation of Systolic Array for TPU☆273Updated 10 months ago
- Verilog AXI components for FPGA implementation☆1,813Updated 6 months ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆852Updated 8 months ago
- synthesiseable ieee 754 floating point library in verilog☆671Updated 2 years ago
- FPGA Accelerator for CNN using Vivado HLS☆323Updated 3 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆160Updated last year
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆258Updated 7 years ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆508Updated 6 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆682Updated 2 years ago
- Dataflow compiler for QNN inference on FPGAs☆868Updated last week
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆374Updated last year
- 中文版 Parallel Programming for FPGAs☆746Updated last year
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆238Updated 4 years ago
- AMBA bus lecture material☆464Updated 5 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,369Updated last week