Alternatives and similar repositories for Vitis-HLS-Introductory-Examples:

Users that are interested in Vitis-HLS-Introductory-Examples are comparing it to the libraries listed below

• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆532Updated last month
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆331Updated 2 months ago
• Xilinx / XilinxBoardStore
  ☆279Updated last week
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆791Updated 3 weeks ago
• definelicht / hlslib
  A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
  ☆318Updated 2 months ago
• Xilinx / Vitis-Tutorials
  Vitis In-Depth Tutorials
  ☆1,344Updated this week
• Xilinx / Vivado-Design-Tutorials
  ☆191Updated 2 months ago
• Xilinx / PYNQ_Workshop
  ☆418Updated 6 months ago
• Digilent / vivado-library
  ☆607Updated 8 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,655Updated 3 weeks ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,240Updated this week
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆316Updated 10 months ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,252Updated 10 months ago
• alexforencich / verilog-uart
  Verilog UART
  ☆461Updated 3 weeks ago
• WangXuan95 / Xilinx-FPGA-PCIe-XDMA-Tutorial
  Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核
  ☆557Updated last year
• IBM / AccDNN
  A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
  ☆414Updated 5 years ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆590Updated 2 years ago
• xupsh / pp4fpgas-cn-hls
  HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn
  ☆236Updated 3 years ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆591Updated 3 weeks ago
• Xilinx / Vitis-AI-Tutorials
  ☆430Updated 9 months ago
• Xilinx / Vitis_Libraries
  Vitis Libraries
  ☆947Updated this week
• Xilinx / finn-hlslib
  Vitis HLS Library for FINN
  ☆191Updated last week
• Xilinx / DPU-PYNQ
  DPU on PYNQ
  ☆214Updated last year
• KastnerRG / pp4fpgas
  Parallel Programming for FPGAs -- An open-source high-level synthesis book
  ☆814Updated 2 months ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆414Updated 5 years ago
• LeiWang1999 / ZYNQ-NVDLA
  NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.
  ☆331Updated last year
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆526Updated last month
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆245Updated last year
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆593Updated last week
• AniketBadhan / Convolutional-Neural-Network
  Implementation of CNN using Verilog
  ☆209Updated 7 years ago