Xilinx / Vitis-HLS-Introductory-ExamplesLinks
☆684Updated last week
Alternatives and similar repositories for Vitis-HLS-Introductory-Examples
Users that are interested in Vitis-HLS-Introductory-Examples are comparing it to the libraries listed below
Sorting:
- Vitis_Accel_Examples☆540Updated 3 weeks ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆345Updated 4 months ago
- Verilog AXI stream components for FPGA implementation☆808Updated 3 months ago
- Vitis In-Depth Tutorials☆1,390Updated 3 weeks ago
- ☆288Updated this week
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆319Updated 4 months ago
- ☆431Updated 8 months ago
- DPU on PYNQ☆221Updated last year
- ☆617Updated 11 months ago
- Vitis Libraries☆973Updated 2 months ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆836Updated 4 months ago
- Dataflow QNN inference accelerator examples on FPGAs☆217Updated 2 months ago
- ☆210Updated last month
- Verilog AXI components for FPGA implementation☆1,729Updated 3 months ago
- FPGA Accelerator for CNN using Vivado HLS☆317Updated 3 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆349Updated last year
- Vitis HLS Library for FINN☆198Updated this week
- A DDR3 memory controller in Verilog for various FPGAs☆467Updated 3 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆336Updated last year
- ☆449Updated 11 months ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆236Updated 4 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆421Updated 5 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆272Updated 5 years ago
- Dataflow compiler for QNN inference on FPGAs☆828Updated this week
- synthesiseable ieee 754 floating point library in verilog☆638Updated 2 years ago
- Bus bridges and other odds and ends☆563Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,287Updated last week
- Verilog PCI express components☆1,312Updated last year
- Run Time for AIE and FPGA based platforms☆598Updated this week
- Verilog I2C interface for FPGA implementation☆616Updated 3 months ago