☆768Jan 22, 2026Updated last month
Alternatives and similar repositories for Vitis-HLS-Introductory-Examples
Users that are interested in Vitis-HLS-Introductory-Examples are comparing it to the libraries listed below
Sorting:
- Vitis_Accel_Examples☆583Mar 12, 2026Updated last week
- Vitis In-Depth Tutorials☆1,545Mar 12, 2026Updated last week
- Vitis Libraries☆1,077Feb 10, 2026Updated last month
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆376Jan 20, 2025Updated last year
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆881Jan 16, 2026Updated 2 months ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆205Nov 14, 2021Updated 4 years ago
- Vitis HLS Library for FINN☆216Feb 25, 2026Updated 3 weeks ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆336Jan 20, 2025Updated last year
- Vitis HLS LLVM source code and examples☆406Sep 30, 2025Updated 5 months ago
- ☆117Jul 15, 2021Updated 4 years ago
- Machine learning on FPGAs using HLS☆1,862Updated this week
- Dataflow compiler for QNN inference on FPGAs☆954Updated this week
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆241Apr 12, 2021Updated 4 years ago
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,736Feb 24, 2026Updated 3 weeks ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆240Dec 8, 2022Updated 3 years ago
- Run Time for AIE and FPGA based platforms☆649Updated this week
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- A scalable High-Level Synthesis framework on MLIR☆291May 15, 2024Updated last year
- ☆503Jan 16, 2026Updated 2 months ago
- ☆465Sep 10, 2024Updated last year
- Tutorial notebooks for hls4ml☆419Updated this week
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆93Jul 26, 2024Updated last year
- Python Productivity for ZYNQ☆2,284Mar 2, 2026Updated 2 weeks ago
- ☆244Jun 21, 2022Updated 3 years ago
- DPU on PYNQ☆243Aug 12, 2025Updated 7 months ago
- ☆136Nov 26, 2025Updated 3 months ago
- Dataflow QNN inference accelerator examples on FPGAs☆245Mar 10, 2026Updated last week
- HLS-based Graph Processing Framework on FPGAs☆149Oct 11, 2022Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Sep 27, 2024Updated last year
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆170Nov 7, 2023Updated 2 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆92May 25, 2019Updated 6 years ago
- ☆49Dec 10, 2019Updated 6 years ago
- 中文版 Parallel Programming for FPGAs☆762Aug 21, 2024Updated last year
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆901Jul 29, 2024Updated last year
- ☆29Jun 10, 2019Updated 6 years ago
- AMD University Program HLS tutorial☆124Oct 28, 2024Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆185Mar 8, 2026Updated last week
- ☆104Nov 30, 2023Updated 2 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆108Oct 31, 2022Updated 3 years ago