Alternatives and similar repositories for Vitis-HLS-Introductory-Examples

Users that are interested in Vitis-HLS-Introductory-Examples are comparing it to the libraries listed below

• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆540Updated 3 weeks ago
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆345Updated 4 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆808Updated 3 months ago
• Xilinx / Vitis-Tutorials
  Vitis In-Depth Tutorials
  ☆1,390Updated 3 weeks ago
• Xilinx / XilinxBoardStore
  ☆288Updated this week
• definelicht / hlslib
  A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
  ☆319Updated 4 months ago
• Xilinx / PYNQ_Workshop
  ☆431Updated 8 months ago
• Xilinx / DPU-PYNQ
  DPU on PYNQ
  ☆221Updated last year
• Digilent / vivado-library
  ☆617Updated 11 months ago
• Xilinx / Vitis_Libraries
  Vitis Libraries
  ☆973Updated 2 months ago
• KastnerRG / pp4fpgas
  Parallel Programming for FPGAs -- An open-source high-level synthesis book
  ☆836Updated 4 months ago
• Xilinx / finn-examples
  Dataflow QNN inference accelerator examples on FPGAs
  ☆217Updated 2 months ago
• Xilinx / Vivado-Design-Tutorials
  ☆210Updated last month
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,729Updated 3 months ago
• changwoolee / lenet5_hls
  FPGA Accelerator for CNN using Vivado HLS
  ☆317Updated 3 years ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆349Updated last year
• Xilinx / finn-hlslib
  Vitis HLS Library for FINN
  ☆198Updated this week
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆467Updated 3 years ago
• LeiWang1999 / ZYNQ-NVDLA
  NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.
  ☆336Updated last year
• Xilinx / Vitis-AI-Tutorials
  ☆449Updated 11 months ago
• xupsh / pp4fpgas-cn-hls
  HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn
  ☆236Updated 4 years ago
• IBM / AccDNN
  A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
  ☆421Updated 5 years ago
• fpgasystems / spooNN
  FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)
  ☆272Updated 5 years ago
• Xilinx / finn
  Dataflow compiler for QNN inference on FPGAs
  ☆828Updated this week
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆638Updated 2 years ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆563Updated last month
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,287Updated last week
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,312Updated last year
• Xilinx / XRT
  Run Time for AIE and FPGA based platforms
  ☆598Updated this week
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆616Updated 3 months ago