☆762Jan 22, 2026Updated last month
Alternatives and similar repositories for Vitis-HLS-Introductory-Examples
Users that are interested in Vitis-HLS-Introductory-Examples are comparing it to the libraries listed below
Sorting:
- Vitis_Accel_Examples☆584Dec 17, 2025Updated 2 months ago
- Vitis In-Depth Tutorials☆1,529Jan 29, 2026Updated last month
- Vitis Libraries☆1,071Feb 10, 2026Updated 2 weeks ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆376Jan 20, 2025Updated last year
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆335Jan 20, 2025Updated last year
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆204Nov 14, 2021Updated 4 years ago
- Vitis HLS Library for FINN☆215Updated this week
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆879Jan 16, 2026Updated last month
- Machine learning on FPGAs using HLS☆1,812Updated this week
- Vitis HLS LLVM source code and examples☆403Sep 30, 2025Updated 5 months ago
- Dataflow compiler for QNN inference on FPGAs☆942Feb 20, 2026Updated last week
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆241Apr 12, 2021Updated 4 years ago
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,723Updated this week
- ☆117Jul 15, 2021Updated 4 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆239Dec 8, 2022Updated 3 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- Run Time for AIE and FPGA based platforms☆651Updated this week
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Jul 26, 2024Updated last year
- ☆462Sep 10, 2024Updated last year
- A scalable High-Level Synthesis framework on MLIR☆289May 15, 2024Updated last year
- HLS-based Graph Processing Framework on FPGAs☆149Oct 11, 2022Updated 3 years ago
- ☆500Jan 16, 2026Updated last month
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Sep 27, 2024Updated last year
- Tutorial notebooks for hls4ml☆407Updated this week
- Dataflow QNN inference accelerator examples on FPGAs☆244Aug 26, 2025Updated 6 months ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Nov 7, 2023Updated 2 years ago
- ☆137Nov 26, 2025Updated 3 months ago
- Python Productivity for ZYNQ☆2,275Jan 20, 2026Updated last month
- DPU on PYNQ☆243Aug 12, 2025Updated 6 months ago
- ☆243Jun 21, 2022Updated 3 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆182Aug 16, 2025Updated 6 months ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆92May 25, 2019Updated 6 years ago
- 中文版 Parallel Programming for FPGAs☆760Aug 21, 2024Updated last year
- Build Customized FPGA Implementations for Vivado☆355Feb 19, 2026Updated last week
- AMD University Program HLS tutorial☆123Oct 28, 2024Updated last year
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆893Jul 29, 2024Updated last year
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107May 5, 2018Updated 7 years ago
- ☆29Jun 10, 2019Updated 6 years ago
- PYNQ Composabe Overlays☆75Jun 17, 2024Updated last year