☆783Mar 20, 2026Updated last month
Alternatives and similar repositories for Vitis-HLS-Introductory-Examples
Users that are interested in Vitis-HLS-Introductory-Examples are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Vitis_Accel_Examples☆590Mar 30, 2026Updated last month
- Vitis In-Depth Tutorials☆1,563Mar 25, 2026Updated last month
- Vitis Libraries☆1,090Feb 10, 2026Updated 2 months ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆382Jan 20, 2025Updated last year
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆892Jan 16, 2026Updated 3 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆205Nov 14, 2021Updated 4 years ago
- Vitis HLS Library for FINN☆220Feb 25, 2026Updated 2 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆338Jan 20, 2025Updated last year
- Vitis HLS LLVM source code and examples☆408Sep 30, 2025Updated 7 months ago
- ☆117Jul 15, 2021Updated 4 years ago
- Machine learning on FPGAs using HLS☆1,958Apr 23, 2026Updated last week
- Dataflow compiler for QNN inference on FPGAs☆974Apr 23, 2026Updated last week
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆243Apr 12, 2021Updated 5 years ago
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,766Feb 24, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- AutoSA: Polyhedral-Based Systolic Array Compiler☆240Dec 8, 2022Updated 3 years ago
- Run Time for AIE and FPGA based platforms☆658Updated this week
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- A scalable High-Level Synthesis framework on MLIR☆295May 15, 2024Updated last year
- ☆510Jan 16, 2026Updated 3 months ago
- ☆471Sep 10, 2024Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆94Jul 26, 2024Updated last year
- Tutorial notebooks for hls4ml☆423Updated this week
- Python Productivity for ZYNQ☆2,296Mar 2, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆244Jun 21, 2022Updated 3 years ago
- DPU on PYNQ☆248Aug 12, 2025Updated 8 months ago
- ☆136Nov 26, 2025Updated 5 months ago
- HLS-based Graph Processing Framework on FPGAs☆151Oct 11, 2022Updated 3 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆253Mar 10, 2026Updated last month
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆98Sep 27, 2024Updated last year
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆171Nov 7, 2023Updated 2 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93May 25, 2019Updated 6 years ago
- ☆51Dec 10, 2019Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- 中文版 Parallel Programming for FPGAs☆766Aug 21, 2024Updated last year
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆912Jul 29, 2024Updated last year
- ☆29Jun 10, 2019Updated 6 years ago
- AMD University Program HLS tutorial☆125Oct 28, 2024Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained. Community-maintained version with binar…☆188Mar 8, 2026Updated last month
- ☆106Nov 30, 2023Updated 2 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆109Oct 31, 2022Updated 3 years ago