jiangwx / SkrSkrView external linksLinks
The second place winner for DAC-SDC 2020
☆99Apr 23, 2022Updated 3 years ago
Alternatives and similar repositories for SkrSkr
Users that are interested in SkrSkr are comparing it to the libraries listed below
Sorting:
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆114Feb 22, 2021Updated 4 years ago
- ☆26Nov 4, 2022Updated 3 years ago
- ☆243Jun 21, 2022Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Jul 8, 2020Updated 5 years ago
- ☆19Mar 16, 2022Updated 3 years ago
- ☆21Oct 26, 2022Updated 3 years ago
- ☆11Apr 15, 2024Updated last year
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28May 11, 2022Updated 3 years ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆194Jan 10, 2024Updated 2 years ago
- ☆17Nov 20, 2022Updated 3 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆92May 25, 2019Updated 6 years ago
- DAC System Design Contest 2020☆29Jun 11, 2020Updated 5 years ago
- ☆35Jul 24, 2019Updated 6 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Nov 25, 2018Updated 7 years ago
- A collection of URLs related to High Level Synthesis (HLS).☆13Jun 26, 2021Updated 4 years ago
- ☆23Oct 7, 2021Updated 4 years ago
- ☆28Nov 5, 2021Updated 4 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆282Dec 5, 2019Updated 6 years ago
- ☆17Jun 13, 2022Updated 3 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆97Oct 2, 2021Updated 4 years ago
- DPU on PYNQ☆243Aug 12, 2025Updated 6 months ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆241Apr 12, 2021Updated 4 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆890Jul 29, 2024Updated last year
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆374Jan 20, 2025Updated last year
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆336Jul 9, 2019Updated 6 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆39Nov 25, 2019Updated 6 years ago
- ☆53Jul 24, 2019Updated 6 years ago
- 中文版 Parallel Programming for FPGAs☆761Aug 21, 2024Updated last year
- ☆35Mar 1, 2019Updated 6 years ago
- ☆72Feb 16, 2023Updated 3 years ago
- Vitis HLS Library for FINN☆214Feb 10, 2026Updated last week
- Start an exciting tour of building your autonomous car with Xilinx Pynq-Z2 and DPU.☆14Oct 13, 2024Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Sep 27, 2024Updated last year
- 2019 SEU-Xilinx Summer School☆50Jul 26, 2019Updated 6 years ago
- Codes to implement MobileNet V2 in a FPGA☆28Dec 21, 2020Updated 5 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Aug 18, 2017Updated 8 years ago
- ☆12Jul 20, 2022Updated 3 years ago
- a project build the SSD net in pynq-z2☆15Aug 1, 2020Updated 5 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆226Apr 22, 2019Updated 6 years ago