FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)
☆290Dec 5, 2019Updated 6 years ago
Alternatives and similar repositories for spooNN
Users that are interested in spooNN are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93May 25, 2019Updated 7 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Nov 25, 2018Updated 7 years ago
- ☆253Oct 13, 2020Updated 5 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆118Feb 22, 2021Updated 5 years ago
- ☆246Jun 21, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- DAC System Design Contest 2020☆29Jun 11, 2020Updated 6 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Jul 8, 2020Updated 6 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs (FPGA'17)☆315Nov 16, 2020Updated 5 years ago
- ☆17Nov 20, 2022Updated 3 years ago
- Xilinx Deep Learning IP☆95May 10, 2021Updated 5 years ago
- ☆19Mar 16, 2022Updated 4 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107May 5, 2018Updated 8 years ago
- The second place winner for DAC-SDC 2020☆101Apr 23, 2022Updated 4 years ago
- ☆53Jul 24, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆339Jul 9, 2019Updated 7 years ago
- Python on Zynq FPGA for Convolutional Neural Networks☆624May 15, 2018Updated 8 years ago
- FPGA Accelerator for CNN using Vivado HLS☆340Oct 25, 2021Updated 4 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆920Jul 29, 2024Updated last year
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆776May 26, 2017Updated 9 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆244Apr 12, 2021Updated 5 years ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,385Feb 14, 2022Updated 4 years ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆208Jan 10, 2024Updated 2 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆387Jan 20, 2025Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆22Oct 26, 2022Updated 3 years ago
- Dataflow compiler for QNN inference on FPGAs☆1,032Updated this week
- Quantized Neural Networks (QNNs) on PYNQ☆705Jan 4, 2022Updated 4 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆207Nov 14, 2021Updated 4 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆55Dec 6, 2017Updated 8 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆79Jul 31, 2018Updated 7 years ago
- ☆32Apr 21, 2019Updated 7 years ago
- PYNQ, Neural network Language model, Overlay☆112Apr 26, 2019Updated 7 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆453Dec 2, 2019Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆23Oct 7, 2021Updated 4 years ago
- An implementation of a BinaryConnect network for cifar10☆11Nov 4, 2019Updated 6 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Dec 16, 2021Updated 4 years ago
- Traffic-Sign-Reognition☆15Dec 18, 2020Updated 5 years ago
- Design contest for DAC 2018☆17Apr 12, 2018Updated 8 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆229Apr 22, 2019Updated 7 years ago
- Machine learning on FPGAs using HLS☆2,074Updated this week