fpgasystems / spooNNLinks
FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)
☆282Updated 6 years ago
Alternatives and similar repositories for spooNN
Users that are interested in spooNN are comparing it to the libraries listed below
Sorting:
- A convolutional neural network implemented in hardware (verilog)☆166Updated 8 years ago
- PYNQ, Neural network Language model, Overlay☆112Updated 6 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆226Updated 6 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆437Updated 6 years ago
- ☆250Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆116Updated 8 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs (FPGA'17)☆311Updated 5 years ago
- FPGA Accelerator for CNN using Vivado HLS☆331Updated 4 years ago
- DPU on PYNQ☆242Updated 5 months ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆114Updated 7 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆187Updated 9 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆142Updated 7 years ago
- Vitis HLS Library for FINN☆214Updated last month
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆374Updated last year
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆336Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆90Updated 5 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆273Updated 2 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆105Updated 2 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆172Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆76Updated 7 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆92Updated 6 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆155Updated 6 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆31Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- Xilinx Deep Learning IP☆94Updated 4 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆194Updated last year
- Dataflow QNN inference accelerator examples on FPGAs☆243Updated 5 months ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 4 years ago