fpgasystems / spooNN
FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)
☆266Updated 5 years ago
Alternatives and similar repositories for spooNN:
Users that are interested in spooNN are comparing it to the libraries listed below
- ☆247Updated 4 years ago
- PYNQ, Neural network Language model, Overlay☆106Updated 5 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆144Updated 5 years ago
- DPU on PYNQ☆217Updated last year
- Vitis HLS Library for FINN☆190Updated 3 weeks ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆332Updated 2 months ago
- A convolutional neural network implemented in hardware (verilog)☆157Updated 7 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆324Updated 5 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆415Updated 5 years ago
- FPGA Accelerator for CNN using Vivado HLS☆316Updated 3 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆181Updated 8 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆209Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆85Updated 4 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆104Updated 6 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆179Updated 7 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆304Updated 4 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆172Updated last year
- Implementation of CNN using Verilog☆209Updated 7 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆186Updated last year
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆110Updated 7 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆253Updated last year
- FPGA accelerated TinyYOLO v2 object detection neural network☆71Updated 6 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆209Updated last week
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆93Updated last year
- FPGA/AES/LeNet/VGG16☆99Updated 6 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆319Updated 2 months ago
- Computer Vision Overlays on Pynq☆178Updated 5 years ago
- IC implementation of Systolic Array for TPU☆215Updated 5 months ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆112Updated 4 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆139Updated 7 years ago