fpgasystems / spooNNLinks
FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)
☆272Updated 5 years ago
Alternatives and similar repositories for spooNN
Users that are interested in spooNN are comparing it to the libraries listed below
Sorting:
- DPU on PYNQ☆221Updated last year
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆216Updated 6 years ago
- Vitis HLS Library for FINN☆198Updated this week
- PYNQ, Neural network Language model, Overlay☆107Updated 6 years ago
- FPGA Accelerator for CNN using Vivado HLS☆317Updated 3 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆345Updated 4 months ago
- ☆247Updated 4 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆303Updated 4 years ago
- A convolutional neural network implemented in hardware (verilog)☆157Updated 7 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆325Updated 5 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆421Updated 5 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆181Updated 8 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆180Updated last year
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 7 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆217Updated 2 months ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- Deep Learning Accelerator (Convolution Neural Networks)☆184Updated 7 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆153Updated 5 years ago
- Implementation of CNN using Verilog☆217Updated 7 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆319Updated 4 months ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- Xilinx Deep Learning IP☆92Updated 4 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆141Updated 7 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆154Updated 5 years ago
- Verilog Generator of Neural Net Digit Detector for FPGA☆311Updated 2 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆258Updated 2 years ago
- FPGA/AES/LeNet/VGG16☆103Updated 6 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆110Updated 5 years ago