fpgasystems / spooNNLinks
FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)
☆273Updated 5 years ago
Alternatives and similar repositories for spooNN
Users that are interested in spooNN are comparing it to the libraries listed below
Sorting:
- Vitis HLS Library for FINN☆198Updated 3 weeks ago
- DPU on PYNQ☆222Updated last year
- ☆247Updated 4 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆347Updated 5 months ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆215Updated 6 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆306Updated 4 years ago
- A convolutional neural network implemented in hardware (verilog)☆157Updated 7 years ago
- FPGA Accelerator for CNN using Vivado HLS☆317Updated 3 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆325Updated 5 years ago
- PYNQ, Neural network Language model, Overlay☆107Updated 6 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆155Updated 5 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆181Updated 8 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆422Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆319Updated 5 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆211Updated 2 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆218Updated 3 months ago
- Xilinx Deep Learning IP☆92Updated 4 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆141Updated 7 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆186Updated 7 years ago
- hls code zynq 7020 pynq z2 CNN☆84Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- Computer Vision Overlays on Pynq☆179Updated 5 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆110Updated 5 years ago
- ☆107Updated 5 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆180Updated last year
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆338Updated last year
- Implementation of CNN using Verilog☆218Updated 7 years ago