xupgit / High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS
This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems using Vivado HLS. Now under 2018.2 version.
☆71Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS
- view at https://xupsh.github.io/ccc2021/☆24Updated 2 years ago
- Convolutional Neural Network Using High Level Synthesis☆83Updated 4 years ago
- CHARM: Composing Heterogeneous Accelerators on Versal ACAP Architecture☆124Updated 2 weeks ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆63Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆71Updated 3 months ago
- IC implementation of TPU☆87Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆129Updated 4 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 3 years ago
- ☆69Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆83Updated 4 years ago
- An integrated CGRA design framework☆83Updated 2 weeks ago
- Verilog implementation of Softmax function☆48Updated 2 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆96Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆80Updated last month
- Vitis HLS Library for FINN☆181Updated this week
- AMD University Program HLS tutorial☆63Updated 3 weeks ago
- PYNQ Composabe Overlays☆67Updated 5 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆113Updated last week
- verilog实现TPU中的脉动阵列计算卷积的module☆69Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆121Updated 5 years ago
- Introductory examples for using PYNQ with Alveo☆48Updated last year
- ☆93Updated 4 years ago
- ☆60Updated 5 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆25Updated 4 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆116Updated 4 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆102Updated 6 years ago
- Project repo for the POSH on-chip network generator☆43Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆168Updated last year