WalkerLau / Accelerating-CNN-with-FPGALinks
This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.
☆783Updated 6 years ago
Alternatives and similar repositories for Accelerating-CNN-with-FPGA
Users that are interested in Accelerating-CNN-with-FPGA are comparing it to the libraries listed below
Sorting:
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆884Updated last year
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆578Updated 7 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆468Updated 7 years ago
- FPGA Accelerator for CNN using Vivado HLS☆327Updated 4 years ago
- 中文版 Parallel Programming for FPGAs☆759Updated last year
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,361Updated 3 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆362Updated 2 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆564Updated 4 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆241Updated 4 years ago
- Implement Tiny YOLO v3 on ZYNQ☆309Updated 8 months ago
- PYNQ学习资料☆174Updated 6 years ago
- Python on Zynq FPGA for Convolutional Neural Networks☆625Updated 7 years ago
- FPGA project☆234Updated 3 years ago
- using xilinx xc6slx45 to implement mnist net☆84Updated 7 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆376Updated 2 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆247Updated 7 years ago
- FPGA☆159Updated last year
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆261Updated last year
- hls code zynq 7020 pynq z2 CNN☆89Updated 6 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆284Updated 7 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆211Updated 2 years ago
- An open source library for image processing on FPGA.☆612Updated 10 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆191Updated last year
- 中文:☆107Updated 6 years ago
- HDLBits website practices & solutions☆767Updated 2 years ago
- it is a set for all the respository of the project.☆100Updated 6 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆87Updated 3 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆175Updated 2 years ago
- 一个开源的FPGA神经网络加速器。☆185Updated 2 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆138Updated 2 years ago