A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard
☆904Jul 29, 2024Updated last year
Alternatives and similar repositories for yolov2_xilinx_fpga
Users that are interested in yolov2_xilinx_fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implement Tiny YOLO v3 on ZYNQ☆312Apr 14, 2025Updated 11 months ago
- ☆56Apr 19, 2023Updated 2 years ago
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆277Apr 1, 2024Updated last year
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆787Dec 10, 2019Updated 6 years ago
- Python on Zynq FPGA for Convolutional Neural Networks☆625May 15, 2018Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- 可运行☆39Jul 1, 2022Updated 3 years ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,370Feb 14, 2022Updated 4 years ago
- ☆250Oct 13, 2020Updated 5 years ago
- 中文：☆109Nov 29, 2019Updated 6 years ago
- FPGA Accelerator for CNN using Vivado HLS☆339Oct 25, 2021Updated 4 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Jan 9, 2019Updated 7 years ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆770May 26, 2017Updated 8 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆241Apr 12, 2021Updated 4 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的，只有主干网络部署在fpga上，片上资源无法支持整个网络所需资源，建议添加外部存储及DDR☆146Jul 20, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 中文版 Parallel Programming for FPGAs☆763Aug 21, 2024Updated last year
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆33Mar 2, 2022Updated 4 years ago
- Quantized Neural Networks (QNNs) on PYNQ☆703Jan 4, 2022Updated 4 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆387Dec 27, 2023Updated 2 years ago
- it is a set for all the respository of the project.☆100Jul 23, 2019Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆76Jul 31, 2018Updated 7 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Nov 25, 2018Updated 7 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93May 25, 2019Updated 6 years ago
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,744Feb 24, 2026Updated last month
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆64Dec 18, 2019Updated 6 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆285Dec 5, 2019Updated 6 years ago
- The second place winner for DAC-SDC 2020☆100Apr 23, 2022Updated 3 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆479Feb 27, 2018Updated 8 years ago
- ☆244Jun 21, 2022Updated 3 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆581Feb 19, 2021Updated 5 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆114Feb 22, 2021Updated 5 years ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆199Jan 10, 2024Updated 2 years ago
- Python Productivity for ZYNQ☆2,287Mar 2, 2026Updated 3 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆254Dec 29, 2018Updated 7 years ago
- Dataflow compiler for QNN inference on FPGAs☆959Updated this week
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆337Jul 9, 2019Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆108Sep 9, 2018Updated 7 years ago
- ☆49May 21, 2018Updated 7 years ago
- 使用Verilog实现的CNN模块，可以方便的在FPGA项目中使用☆586Jun 18, 2018Updated 7 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆196Mar 20, 2024Updated 2 years ago