dhm2013724 / yolov2_xilinx_fpga
A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard
☆834Updated 7 months ago
Alternatives and similar repositories for yolov2_xilinx_fpga:
Users that are interested in yolov2_xilinx_fpga are comparing it to the libraries listed below
- Implement Tiny YOLO v3 on ZYNQ☆282Updated 2 years ago
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆533Updated 6 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆473Updated 4 years ago
- ☆217Updated 11 months ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆308Updated last year
- FPGA Accelerator for CNN using Vivado HLS☆313Updated 3 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆436Updated 7 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆749Updated 5 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆331Updated last year
- FPGA☆151Updated 8 months ago
- Python on Zynq FPGA for Convolutional Neural Networks☆610Updated 6 years ago
- FPGA project☆215Updated 2 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆236Updated 3 years ago
- 中文版 Parallel Programming for FPGAs☆719Updated 7 months ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆221Updated 6 years ago
- PYNQ学习资料☆162Updated 5 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆226Updated 6 years ago
- ☆657Updated 4 months ago
- ☆430Updated 9 months ago
- ☆262Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆172Updated last year
- ☆247Updated 4 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆138Updated last year
- 一个开源的FPGA神经网络加速器。☆149Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆156Updated 4 months ago
- ☆130Updated 9 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆91Updated last year
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆197Updated last year
- An open source library for image processing on FPGA.☆580Updated 9 years ago
- Vitis_Accel_Examples☆531Updated last month