A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard
☆923Jul 29, 2024Updated 2 years ago
Alternatives and similar repositories for yolov2_xilinx_fpga
Users that are interested in yolov2_xilinx_fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implement Tiny YOLO v3 on ZYNQ☆321Apr 14, 2025Updated last year
- ☆57Apr 19, 2023Updated 3 years ago
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆286Apr 1, 2024Updated 2 years ago
- 可运行☆40Jul 1, 2022Updated 4 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆789Dec 10, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Python on Zynq FPGA for Convolutional Neural Networks☆625May 15, 2018Updated 8 years ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,385Feb 14, 2022Updated 4 years ago
- ☆253Oct 13, 2020Updated 5 years ago
- 中文：☆110Nov 29, 2019Updated 6 years ago
- FPGA Accelerator for CNN using Vivado HLS☆340Oct 25, 2021Updated 4 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Jan 9, 2019Updated 7 years ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆776May 26, 2017Updated 9 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆244Apr 12, 2021Updated 5 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆34Mar 2, 2022Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- 中文版 Parallel Programming for FPGAs☆771Aug 21, 2024Updated last year
- 网络 训练、图像预处理以及部分hend功能是基于pc端实现的，只有主干网络部署在fpga上，片上资源无法支持整个网络所需资源，建议添加外部存储及DDR☆149Jul 20, 2023Updated 3 years ago
- Quantized Neural Networks (QNNs) on PYNQ☆705Jan 4, 2022Updated 4 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆390Dec 27, 2023Updated 2 years ago
- it is a set for all the respository of the project.☆100Jul 23, 2019Updated 7 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆79Jul 31, 2018Updated 8 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Nov 25, 2018Updated 7 years ago
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,797Feb 24, 2026Updated 5 months ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆65Dec 18, 2019Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93May 25, 2019Updated 7 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆291Dec 5, 2019Updated 6 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆488Feb 27, 2018Updated 8 years ago
- The second place winner for DAC-SDC 2020☆101Apr 23, 2022Updated 4 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆606Feb 19, 2021Updated 5 years ago
- ☆246Jun 21, 2022Updated 4 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆118Feb 22, 2021Updated 5 years ago
- Python Productivity for ZYNQ☆2,336Updated this week
- ☆49May 21, 2018Updated 8 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆209Jan 10, 2024Updated 2 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆262Dec 29, 2018Updated 7 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆338Jul 9, 2019Updated 7 years ago
- Dataflow compiler for QNN inference on FPGAs☆1,041Updated this week
- FPGA/AES/LeNet/VGG16☆109Sep 9, 2018Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆108Dec 14, 2023Updated 2 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆199Mar 20, 2024Updated 2 years ago