dhm2013724 / yolov2_xilinx_fpga
A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard
☆815Updated 6 months ago
Alternatives and similar repositories for yolov2_xilinx_fpga:
Users that are interested in yolov2_xilinx_fpga are comparing it to the libraries listed below
- Implement Tiny YOLO v3 on ZYNQ☆274Updated 2 years ago
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆522Updated 6 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆449Updated 4 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆745Updated 5 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆294Updated last year
- ☆207Updated 10 months ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆417Updated 6 years ago
- FPGA Accelerator for CNN using Vivado HLS☆310Updated 3 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆321Updated last year
- PYNQ学习资料☆160Updated 5 years ago
- FPGA☆146Updated 7 months ago
- FPGA project☆206Updated 2 years ago
- 中文版 Parallel Programming for FPGAs☆718Updated 6 months ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆235Updated 3 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆216Updated 6 years ago
- ☆245Updated 4 years ago
- ☆256Updated 11 months ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆219Updated 6 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆195Updated last year
- ☆642Updated 3 months ago
- Python on Zynq FPGA for Convolutional Neural Networks☆610Updated 6 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆135Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆167Updated 11 months ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆137Updated 3 months ago
- 一个开源的FPGA神经网络加速器。☆140Updated last year
- it is a set for all the respository of the project.☆96Updated 5 years ago
- ☆423Updated 8 months ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆177Updated 8 years ago
- using xilinx xc6slx45 to implement mnist net☆82Updated 6 years ago
- ☆51Updated last year