KastnerRG / pp4fpgas

Related projects ⓘ

Alternatives and complementary repositories for pp4fpgas

• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,183Updated 6 months ago
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆595Updated 2 weeks ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,095Updated this week
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆738Updated 3 months ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆520Updated this week
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆637Updated this week
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆398Updated last month
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆485Updated 9 months ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,132Updated 6 months ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆818Updated last year
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆513Updated this week
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,499Updated 11 months ago
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆831Updated 4 months ago
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆831Updated this week
• Xilinx / XilinxBoardStore
  ☆255Updated 2 weeks ago
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆587Updated 2 weeks ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆557Updated 2 weeks ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,299Updated 3 weeks ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆707Updated 3 years ago
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆642Updated 3 weeks ago
• alexforencich / verilog-uart
  Verilog UART
  ☆418Updated last year
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,199Updated this week
• cocotb / cocotb
  cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
  ☆1,802Updated this week
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆543Updated 3 months ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆369Updated last month
• Xilinx / HLS
  Vitis HLS LLVM source code and examples
  ☆379Updated 3 weeks ago
• Xilinx / PYNQ_Workshop
  ☆401Updated last month
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆363Updated 3 years ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆386Updated 2 weeks ago