KastnerRG / pp4fpgasLinks
Parallel Programming for FPGAs -- An open-source high-level synthesis book
☆858Updated 3 weeks ago
Alternatives and similar repositories for pp4fpgas
Users that are interested in pp4fpgas are comparing it to the libraries listed below
Sorting:
- BaseJump STL: A Standard Template Library for SystemVerilog☆613Updated last week
- An abstraction library for interfacing EDA tools☆718Updated 2 weeks ago
- Verilog library for ASIC and FPGA designers☆1,347Updated last year
- Verilog AXI stream components for FPGA implementation☆837Updated 8 months ago
- Bus bridges and other odds and ends☆595Updated 6 months ago
- ☆732Updated 4 months ago
- synthesiseable ieee 754 floating point library in verilog☆681Updated 2 years ago
- An Open-source FPGA IP Generator☆1,011Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,389Updated 2 weeks ago
- The OpenPiton Platform☆734Updated last month
- Common SystemVerilog components☆666Updated last month
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆446Updated 5 months ago
- VeeR EH1 core☆902Updated 2 years ago
- A Linux-capable RISC-V multicore for and by the world☆742Updated 3 weeks ago
- Verilog PCI express components☆1,445Updated last year
- Modular hardware build system☆1,097Updated last week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆449Updated last year
- SystemVerilog to Verilog conversion☆670Updated 4 months ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆511Updated 6 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,133Updated 5 months ago
- An open-source static random access memory (SRAM) compiler.☆957Updated 2 weeks ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆596Updated 7 years ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆517Updated 11 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆534Updated last week
- Verilog AXI components for FPGA implementation☆1,836Updated 8 months ago
- lowRISC Style Guides☆461Updated 4 months ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆728Updated 9 months ago
- Various HDL (Verilog) IP Cores☆840Updated 4 years ago
- The RIFFA development repository☆849Updated last year
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,153Updated this week