Alternatives and similar repositories for pp4fpgas

Users that are interested in pp4fpgas are comparing it to the libraries listed below

• Xilinx / Vitis-HLS-Introductory-Examples
  ☆758Updated 2 weeks ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,394Updated last year
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆1,044Updated this week
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆858Updated 11 months ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆717Updated 2 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,487Updated last week
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆641Updated 3 weeks ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆632Updated 9 months ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆748Updated 2 weeks ago
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆460Updated last year
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆922Updated 2 years ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆706Updated this week
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆614Updated 7 years ago
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆582Updated last month
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,127Updated this week
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆457Updated 8 months ago
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆766Updated 4 months ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,385Updated last week
• Xilinx / HLS
  Vitis HLS LLVM source code and examples
  ☆403Updated 4 months ago
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,196Updated this week
• VLSI-EDA / PoC
  The PoC Library has been forked to github.com/VHDL/PoC. See new address below
  ☆600Updated 6 months ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,526Updated last year
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆1,000Updated 3 weeks ago
• Xilinx / PYNQ_Workshop
  ☆464Updated last year
• alexforencich / verilog-uart
  Verilog UART
  ☆533Updated 11 months ago
• Xilinx / XilinxBoardStore
  ☆312Updated last week
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆743Updated last week
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆568Updated 3 months ago
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆690Updated last month
• lowRISC / style-guides
  lowRISC Style Guides
  ☆476Updated 3 months ago