KastnerRG / pp4fpgasLinks
Parallel Programming for FPGAs -- An open-source high-level synthesis book
☆836Updated 4 months ago
Alternatives and similar repositories for pp4fpgas
Users that are interested in pp4fpgas are comparing it to the libraries listed below
Sorting:
- Verilog AXI stream components for FPGA implementation☆808Updated 3 months ago
- ☆684Updated last week
- Vitis HLS LLVM source code and examples☆389Updated 7 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,287Updated last week
- Verilog library for ASIC and FPGA designers☆1,293Updated last year
- Bus bridges and other odds and ends☆563Updated last month
- An Open-source FPGA IP Generator☆915Updated this week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆432Updated 8 months ago
- Verilog PCI express components☆1,312Updated last year
- Verilog AXI components for FPGA implementation☆1,729Updated 3 months ago
- Common SystemVerilog components☆623Updated this week
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆345Updated 4 months ago
- synthesiseable ieee 754 floating point library in verilog☆638Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,077Updated last week
- Vitis_Accel_Examples☆540Updated 3 weeks ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆426Updated 3 weeks ago
- VeeR EH1 core☆879Updated 2 years ago
- Digital Design with Chisel☆838Updated 3 weeks ago
- An abstraction library for interfacing EDA tools☆693Updated last month
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,037Updated 8 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆467Updated 3 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆575Updated last week
- cocotb: Python-based chip (RTL) verification☆1,993Updated this week
- The OpenPiton Platform☆707Updated 2 weeks ago
- 32-bit Superscalar RISC-V CPU☆1,024Updated 3 years ago
- ☆617Updated 11 months ago
- Various HDL (Verilog) IP Cores☆802Updated 3 years ago
- ☆431Updated 8 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆494Updated 6 months ago
- Hardware Description Languages☆1,037Updated 3 months ago