Alternatives and similar repositories for pp4fpgas:

Users that are interested in pp4fpgas are comparing it to the libraries listed below

• Xilinx / HLS
  Vitis HLS LLVM source code and examples
  ☆385Updated 6 months ago
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆536Updated this week
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆681Updated last week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆542Updated this week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆615Updated 2 weeks ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,252Updated last week
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆611Updated 2 years ago
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆668Updated 5 months ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆418Updated last month
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆898Updated this week
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,078Updated this week
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆638Updated 2 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆601Updated this week
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆795Updated last month
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆695Updated last month
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆567Updated this week
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,266Updated 11 months ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆994Updated 3 years ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆774Updated 3 years ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆867Updated last year
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆1,948Updated this week
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,045Updated 2 months ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆824Updated last week
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆426Updated 7 months ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆475Updated 2 months ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆678Updated last month
• sld-columbia / esp
  Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy
  ☆367Updated this week
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆335Updated 3 months ago
• drom / awesome-hdl
  Hardware Description Languages
  ☆1,015Updated 2 months ago
• PyHDI / Pyverilog
  Python-based Hardware Design Processing Toolkit for Verilog HDL
  ☆700Updated 10 months ago