Alternatives and similar repositories for pp4fpgas:

Users that are interested in pp4fpgas are comparing it to the libraries listed below

• Xilinx / Vitis-HLS-Introductory-Examples
  ☆651Updated 3 months ago
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆531Updated 3 weeks ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆523Updated last month
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆789Updated last week
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,258Updated 10 months ago
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆880Updated this week
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,234Updated 2 weeks ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,236Updated 10 months ago
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆418Updated 6 months ago
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆328Updated last month
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,061Updated this week
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆631Updated this week
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆876Updated 3 months ago
• lastweek / fpga_readings
  Recipe for FPGA cooking
  ☆292Updated 5 months ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆858Updated last year
• KastnerRG / riffa
  The RIFFA development repository
  ☆804Updated 9 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,633Updated last week
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆558Updated this week
• Xilinx / HLS
  Vitis HLS LLVM source code and examples
  ☆383Updated 5 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆583Updated last week
• alexforencich / verilog-uart
  Verilog UART
  ☆455Updated last week
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆786Updated this week
• Digilent / vivado-library
  ☆605Updated 8 months ago
• drom / awesome-hdl
  Hardware Description Languages
  ☆1,006Updated last month
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆748Updated 3 years ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆668Updated this week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆598Updated 2 weeks ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆956Updated 3 years ago
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆630Updated last month
• Xilinx / Vitis_Libraries
  Vitis Libraries
  ☆938Updated 3 months ago