Alternatives and similar repositories for pp4fpgas

Users that are interested in pp4fpgas are comparing it to the libraries listed below

• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,359Updated last year
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆840Updated 8 months ago
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆1,019Updated this week
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆740Updated 4 months ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆693Updated 2 years ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆721Updated 3 weeks ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆603Updated 7 months ago
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,104Updated this week
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,405Updated last week
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆616Updated last week
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆959Updated last month
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆453Updated last year
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆910Updated 2 years ago
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,164Updated this week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,361Updated last week
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆446Updated 6 months ago
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆732Updated 9 months ago
• Xilinx / PYNQ_Workshop
  ☆454Updated last year
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆747Updated last week
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,149Updated this week
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,141Updated 5 months ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆597Updated 7 years ago
• Digilent / vivado-boards
  ☆471Updated 4 months ago
• pulp-platform / pulp
  This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…
  ☆520Updated 11 months ago
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆742Updated last month
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆673Updated 3 weeks ago
• VLSI-EDA / PoC
  The PoC Library has been forked to github.com/VHDL/PoC. See new address below
  ☆597Updated 3 months ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆466Updated 2 weeks ago
• Xilinx / HLS
  Vitis HLS LLVM source code and examples
  ☆399Updated last month
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆542Updated last month