Alternatives and similar repositories for pp4fpgas

Users that are interested in pp4fpgas are comparing it to the libraries listed below

• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆808Updated 3 months ago
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆684Updated last week
• Xilinx / HLS
  Vitis HLS LLVM source code and examples
  ☆389Updated 7 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,287Updated last week
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,293Updated last year
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆563Updated last month
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆915Updated this week
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆432Updated 8 months ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,312Updated last year
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,729Updated 3 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆623Updated this week
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆345Updated 4 months ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆638Updated 2 years ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,077Updated last week
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆540Updated 3 weeks ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆426Updated 3 weeks ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆879Updated 2 years ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆838Updated 3 weeks ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆693Updated last month
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,037Updated 8 months ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆467Updated 3 years ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆575Updated last week
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆1,993Updated this week
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆707Updated 2 weeks ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,024Updated 3 years ago
• Digilent / vivado-library
  ☆617Updated 11 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆802Updated 3 years ago
• Xilinx / PYNQ_Workshop
  ☆431Updated 8 months ago
• pulp-platform / pulp
  This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…
  ☆494Updated 6 months ago
• drom / awesome-hdl
  Hardware Description Languages
  ☆1,037Updated 3 months ago