Parallel Programming for FPGAs -- An open-source high-level synthesis book
☆910Jan 16, 2026Updated 8 months ago
Alternatives and similar repositories for pp4fpgas
Users that are interested in pp4fpgas are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆815Jul 13, 2026Updated 2 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆342Jan 20, 2025Updated last year
- 中文版 Parallel Programming for FPGAs☆772Aug 21, 2024Updated 2 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆388Jan 20, 2025Updated last year
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆208Nov 14, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Vitis In-Depth Tutorials☆1,615Sep 9, 2026Updated last week
- Vitis HLS Library for FINN☆228May 27, 2026Updated 3 months ago
- Machine learning on FPGAs using HLS☆2,159Updated this week
- Vitis Libraries☆1,128Sep 3, 2026Updated 2 weeks ago
- Vitis_Accel_Examples☆605Aug 31, 2026Updated 3 weeks ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆175Nov 7, 2023Updated 2 years ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆472Sep 13, 2024Updated 2 years ago
- Synthesizable Higher-Order Functions (Patterns) for C++☆18Oct 3, 2018Updated 7 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆243Apr 12, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆339Jul 9, 2019Updated 7 years ago
- Dataflow compiler for QNN inference on FPGAs☆1,072Updated this week
- Official repository of the AWS EC2 FPGA Hardware and Software Development Kit☆1,683Updated this week
- Vitis HLS LLVM source code and examples☆416Aug 4, 2026Updated last month
- Build Customized FPGA Implementations for Vivado☆390Updated this week
- XLS: Accelerated HW Synthesis☆1,901Updated this week
- A Vivado HLS Command Line Helper Tool☆36Oct 6, 2021Updated 4 years ago
- Recipe for FPGA cooking☆315Sep 29, 2024Updated last year
- Run Time for AIE and FPGA based platforms☆686Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An Open-source FPGA IP Generator☆1,154Updated this week
- Python Productivity for ZYNQ☆2,355Updated this week
- The RIFFA development repository☆882Jun 11, 2024Updated 2 years ago
- DPU on PYNQ☆249Aug 12, 2025Updated last year
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆962Aug 3, 2026Updated last month
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆49Jul 24, 2024Updated 2 years ago
- HLS-based Graph Processing Framework on FPGAs☆152Oct 11, 2022Updated 3 years ago
- Tutorial notebooks for hls4ml☆448Sep 14, 2026Updated last week
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆302Sep 2, 2026Updated 2 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,462Sep 12, 2026Updated last week
- Open-source FPGA research and prototyping framework.☆212Aug 8, 2024Updated 2 years ago
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,804Feb 24, 2026Updated 6 months ago
- ☆30Apr 26, 2019Updated 7 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆242Apr 23, 2024Updated 2 years ago
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆203Oct 9, 2018Updated 7 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆41May 17, 2022Updated 4 years ago