KastnerRG / pp4fpgas

Related projects ⓘ

Alternatives and complementary repositories for pp4fpgas

• Xilinx / Vitis-HLS-Introductory-Examples
  ☆599Updated last week
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆746Updated 3 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,115Updated this week
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆841Updated this week
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,141Updated 6 months ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,195Updated 6 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,521Updated 11 months ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆645Updated this week
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆822Updated last year
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆491Updated 10 months ago
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆506Updated last week
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆527Updated this week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆521Updated this week
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆838Updated last week
• pulp-platform / pulp
  This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…
  ☆453Updated 7 months ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆533Updated last year
• Xilinx / HLS
  Vitis HLS LLVM source code and examples
  ☆379Updated last month
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,022Updated this week
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆644Updated last month
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆863Updated this week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,206Updated this week
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆965Updated 4 months ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆777Updated 5 months ago
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆402Updated 2 months ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆868Updated 3 years ago
• os-fpga / open-source-fpga-resource
  A list of resources related to the open-source FPGA projects
  ☆387Updated last year
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆603Updated last week
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆550Updated 6 years ago
• lastweek / fpga_readings
  Recipe for FPGA cooking
  ☆289Updated last month