Alternatives and similar repositories for pp4fpgas

Users that are interested in pp4fpgas are comparing it to the libraries listed below

• Xilinx / Vitis-HLS-Introductory-Examples
  ☆709Updated 2 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆822Updated 6 months ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆666Updated 2 years ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,330Updated last year
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆583Updated 4 months ago
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆984Updated this week
• Xilinx / HLS
  Vitis HLS LLVM source code and examples
  ☆394Updated 10 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,356Updated last week
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆725Updated this week
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,132Updated last week
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆598Updated 2 weeks ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆439Updated 3 months ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆889Updated 2 years ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆708Updated last month
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆649Updated last week
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,066Updated this week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆659Updated 2 months ago
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆556Updated last week
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,065Updated last week
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆938Updated last month
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆585Updated 3 weeks ago
• Xilinx / PYNQ_Workshop
  ☆442Updated 11 months ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,110Updated 3 months ago
• Xilinx / XilinxBoardStore
  ☆290Updated last week
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,410Updated last year
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆513Updated 2 years ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆523Updated 3 weeks ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆594Updated 7 years ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,451Updated 2 weeks ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆450Updated 2 months ago