Alternatives and similar repositories for pp4fpgas

Users that are interested in pp4fpgas are comparing it to the libraries listed below

• Xilinx / Vitis-HLS-Introductory-Examples
  ☆712Updated 2 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆587Updated 5 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆830Updated 6 months ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,338Updated last year
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆605Updated last week
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆671Updated 2 years ago
• Xilinx / PYNQ_Workshop
  ☆450Updated last year
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,077Updated this week
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,369Updated last week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆656Updated this week
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆730Updated last week
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆556Updated last month
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆712Updated 2 weeks ago
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆993Updated this week
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆440Updated 4 months ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,421Updated last year
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,075Updated this week
• Xilinx / HLS
  Vitis HLS LLVM source code and examples
  ☆395Updated 11 months ago
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆724Updated 7 months ago
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆948Updated 2 months ago
• Digilent / vivado-boards
  ☆462Updated 2 months ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,459Updated last month
• jofrfu / tinyTPU
  Implementation of a Tensor Processing Unit for embedded systems and the IoT.
  ☆508Updated 6 years ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆894Updated 2 years ago
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,138Updated this week
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆674Updated 2 months ago
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆363Updated 7 months ago
• pulp-platform / pulp
  This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…
  ☆510Updated 9 months ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆527Updated 2 weeks ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆453Updated 3 months ago