Alternatives and similar repositories for pp4fpgas:

Users that are interested in pp4fpgas are comparing it to the libraries listed below

• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆792Updated last month
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆529Updated last month
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆659Updated 4 months ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,263Updated 10 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,242Updated last week
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆421Updated 6 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,655Updated last month
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,252Updated 11 months ago
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆532Updated last month
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆590Updated 2 years ago
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆887Updated last week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆593Updated last week
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆562Updated this week
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆972Updated 3 years ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆864Updated last year
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆670Updated last week
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆426Updated 3 years ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆760Updated 3 years ago
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆637Updated this week
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆673Updated 2 weeks ago
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆575Updated 4 years ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆818Updated this week
• Xilinx / HLS
  Vitis HLS LLVM source code and examples
  ☆384Updated 5 months ago
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆883Updated 4 months ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆564Updated 7 years ago
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆633Updated 2 months ago
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆330Updated 2 months ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆461Updated last month
• KastnerRG / riffa
  The RIFFA development repository
  ☆808Updated 9 months ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆604Updated last week