Alternatives and similar repositories for pp4fpgas

Users that are interested in pp4fpgas are comparing it to the libraries listed below

• Xilinx / Vitis-HLS-Introductory-Examples
  ☆748Updated 3 weeks ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,373Updated last year
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,109Updated this week
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆623Updated 3 weeks ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆844Updated 9 months ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆699Updated 2 years ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆609Updated 7 months ago
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆967Updated last month
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,433Updated 3 weeks ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆725Updated 3 weeks ago
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆1,025Updated this week
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,174Updated this week
• Xilinx / PYNQ_Workshop
  ☆455Updated last year
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆602Updated 7 years ago
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆576Updated this week
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆746Updated 2 months ago
• Xilinx / HLS
  Vitis HLS LLVM source code and examples
  ☆402Updated 2 months ago
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆455Updated last year
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆680Updated 3 weeks ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆912Updated 2 years ago
• Xilinx / XilinxBoardStore
  ☆306Updated this week
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆448Updated 6 months ago
• Digilent / vivado-boards
  ☆474Updated 4 months ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,145Updated 6 months ago
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,175Updated this week
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆544Updated last month
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,472Updated last year
• jofrfu / tinyTPU
  Implementation of a Tensor Processing Unit for embedded systems and the IoT.
  ☆520Updated 6 years ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆680Updated 2 weeks ago
• Xilinx / Vitis_Libraries
  Vitis Libraries
  ☆1,051Updated 3 weeks ago