KastnerRG / pp4fpgas
Parallel Programming for FPGAs -- An open-source high-level synthesis book
☆814Updated 2 months ago
Alternatives and similar repositories for pp4fpgas:
Users that are interested in pp4fpgas are comparing it to the libraries listed below
- Verilog AXI stream components for FPGA implementation☆792Updated last month
- Bus bridges and other odds and ends☆529Updated last month
- ☆659Updated 4 months ago
- Verilog library for ASIC and FPGA designers☆1,263Updated 10 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,242Updated last week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆421Updated 6 months ago
- Verilog AXI components for FPGA implementation☆1,655Updated last month
- Verilog PCI express components☆1,252Updated 11 months ago
- Vitis_Accel_Examples☆532Updated last month
- synthesiseable ieee 754 floating point library in verilog☆590Updated 2 years ago
- An Open-source FPGA IP Generator☆887Updated last week
- Common SystemVerilog components☆593Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆562Updated this week
- 32-bit Superscalar RISC-V CPU☆972Updated 3 years ago
- VeeR EH1 core☆864Updated last year
- An abstraction library for interfacing EDA tools☆670Updated last week
- A DDR3 memory controller in Verilog for various FPGAs☆426Updated 3 years ago
- Various HDL (Verilog) IP Cores☆760Updated 3 years ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆637Updated this week
- The OpenPiton Platform☆673Updated 2 weeks ago
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆575Updated 4 years ago
- Digital Design with Chisel☆818Updated this week
- Vitis HLS LLVM source code and examples☆384Updated 5 months ago
- An open-source static random access memory (SRAM) compiler.☆883Updated 4 months ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆564Updated 7 years ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆633Updated 2 months ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆330Updated 2 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆461Updated last month
- The RIFFA development repository☆808Updated 9 months ago
- SystemVerilog to Verilog conversion☆604Updated last week