onioncc / iSmartDNN
Light-weighted neural network inference for object detection on small-scale FPGA board
☆90Updated 5 years ago
Related projects: ⓘ
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆86Updated 5 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆109Updated 3 years ago
- The second place winner for DAC-SDC 2020☆96Updated 2 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- Residual Binarized Neural Network☆44Updated 6 years ago
- ☆43Updated 6 years ago
- FPGA and GPU acceleration of LeNet5☆32Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆103Updated 7 years ago
- hls code zynq 7020 pynq z2 CNN☆74Updated 5 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆66Updated 6 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 5 years ago
- ☆30Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆42Updated 6 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 5 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆19Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆43Updated 4 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆24Updated 6 years ago
- ☆35Updated 5 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆30Updated 5 years ago
- Designs for finalist teams of the DAC System Design Contest☆34Updated 4 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆35Updated 3 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆26Updated 4 years ago
- ☆53Updated 5 years ago
- HLS implemented systolic array structure☆38Updated 6 years ago
- Verilog Convolutional Neural Network on PYNQ☆27Updated 6 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆51Updated 2 years ago
- ☆19Updated 7 years ago
- An HLS based winograd systolic CNN accelerator☆46Updated 3 years ago
- ☆58Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆84Updated 9 months ago