sazczmh / Ultra96-PYNQ_A-simple-summary
Ultra96 PYNQ入门之一次简单的总结
☆13Updated 4 years ago
Alternatives and similar repositories for Ultra96-PYNQ_A-simple-summary:
Users that are interested in Ultra96-PYNQ_A-simple-summary are comparing it to the libraries listed below
- ☆39Updated 5 years ago
- ☆23Updated 3 years ago
- OpenDLA for trying the demo and FPGA solution☆16Updated 2 years ago
- Learn NVDLA by SOMNIA☆30Updated 5 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆51Updated 4 years ago
- Designs for finalist teams of the DAC System Design Contest☆36Updated 4 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆26Updated last year
- ☆30Updated last year
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆23Updated 2 years ago
- ☆19Updated 2 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆92Updated 3 weeks ago
- Aiming at an AI Chip based on RISC-V and NVDLA.☆20Updated 6 years ago
- ☆33Updated last week
- Convolution Neural Network of vgg19 model in verilog☆45Updated 7 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆30Updated 5 years ago
- ☆43Updated 6 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆36Updated 3 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆33Updated 2 years ago
- ☆69Updated 4 years ago
- ☆42Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆49Updated 3 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆27Updated 3 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆111Updated 3 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆103Updated 6 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆37Updated last year