sazczmh / Ultra96-PYNQ_A-simple-summaryLinks
Ultra96 PYNQ入门之一次简单的总结
☆14Updated 5 years ago
Alternatives and similar repositories for Ultra96-PYNQ_A-simple-summary
Users that are interested in Ultra96-PYNQ_A-simple-summary are comparing it to the libraries listed below
Sorting:
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- ☆39Updated 6 years ago
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- ☆23Updated 3 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- 2020 xilinx summer school☆17Updated 4 years ago
- ☆35Updated 2 months ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆53Updated 6 years ago
- ☆20Updated 3 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆28Updated 3 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- ☆58Updated 5 years ago
- ☆17Updated 2 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated 3 weeks ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- The CNN based on the Xilinx Vivado HLS☆36Updated 3 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- OpenDLA for trying the demo and FPGA solution☆16Updated 2 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- xkDLA:XinKai Deep Learning Accelerator (RTL)☆32Updated last year