sazczmh / Ultra96-PYNQ_A-simple-summaryLinks
Ultra96 PYNQ入门之一次简单的总结
☆14Updated 5 years ago
Alternatives and similar repositories for Ultra96-PYNQ_A-simple-summary
Users that are interested in Ultra96-PYNQ_A-simple-summary are comparing it to the libraries listed below
Sorting:
- ☆38Updated 6 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- ☆66Updated 6 years ago
- ☆47Updated 7 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- Systolic-array based Deep Learning Accelerator generator☆27Updated 4 years ago
- This is just for Takk_Zynq_Labs test.☆26Updated 3 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆47Updated 5 years ago
- ☆46Updated 5 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆54Updated 7 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆200Updated 5 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆69Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆159Updated 6 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆38Updated 4 years ago
- ☆37Updated 6 months ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆114Updated 4 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆34Updated 6 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆19Updated 6 years ago
- 2020 xilinx summer school☆18Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- Learn NVDLA by SOMNIA☆43Updated 5 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆148Updated 6 months ago
- course design☆22Updated 7 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- xkDLA:XinKai Deep Learning Accelerator (RTL)☆38Updated last year
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago