Xilinx / DPU-PYNQLinks
DPU on PYNQ
☆228Updated last month
Alternatives and similar repositories for DPU-PYNQ
Users that are interested in DPU-PYNQ are comparing it to the libraries listed below
Sorting:
- Vitis HLS Library for FINN☆208Updated last week
- Dataflow QNN inference accelerator examples on FPGAs☆232Updated last month
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆47Updated 5 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆106Updated 2 years ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago
- ☆249Updated 4 years ago
- Board files to build Ultra 96 PYNQ image☆157Updated 3 weeks ago
- ☆131Updated 3 months ago
- AMD University Program HLS tutorial☆110Updated 11 months ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆280Updated 5 years ago
- ☆117Updated 4 years ago
- This project is trying to create a base vitis platform to run with DPU☆48Updated 5 years ago
- ☆97Updated last year
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆72Updated 5 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆158Updated 2 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆159Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆74Updated 7 years ago
- Computer Vision Overlays on Pynq☆187Updated 6 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆111Updated 7 years ago
- PYNQ Composabe Overlays☆73Updated last year
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆163Updated last year
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆81Updated 2 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆227Updated 2 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆366Updated 8 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆169Updated 5 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆430Updated 5 years ago