Alternatives and similar repositories for PYNQ

Users that are interested in PYNQ are comparing it to the libraries listed below

• Xilinx / Vitis-Tutorials
  Vitis In-Depth Tutorials
  ☆1,399Updated this week
• Digilent / vivado-library
  ☆618Updated 11 months ago
• Xilinx / Vitis_Libraries
  Vitis Libraries
  ☆978Updated 3 weeks ago
• Xilinx / PYNQ_Workshop
  ☆432Updated 9 months ago
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆688Updated this week
• Xilinx / BNN-PYNQ
  Quantized Neural Networks (QNNs) on PYNQ
  ☆690Updated 3 years ago
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆546Updated 2 weeks ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆810Updated 3 months ago
• xupsh / pp4fpgas-cn
  中文版 Parallel Programming for FPGAs
  ☆737Updated 10 months ago
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,675Updated this week
• KastnerRG / riffa
  The RIFFA development repository
  ☆836Updated last year
• KastnerRG / pp4fpgas
  Parallel Programming for FPGAs -- An open-source high-level synthesis book
  ☆838Updated 5 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,746Updated 3 months ago
• Xilinx / finn
  Dataflow compiler for QNN inference on FPGAs
  ☆835Updated this week
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,797Updated 2 months ago
• Digilent / vivado-boards
  ☆445Updated 5 months ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,303Updated last year
• PyHDI / Pyverilog
  Python-based Hardware Design Processing Toolkit for Verilog HDL
  ☆721Updated last year
• dhm2013724 / yolov2_xilinx_fpga
  A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard
  ☆857Updated 10 months ago
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,013Updated this week
• Xilinx / Vitis-AI-Tutorials
  ☆449Updated last year
• Xilinx / Vitis-AI
  Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.
  ☆1,612Updated 2 months ago
• dtysky / FPGA-Imaging-Library
  An open source library for image processing on FPGA.
  ☆597Updated 10 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,310Updated this week
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,549Updated last year
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,045Updated 9 months ago
• myhdl / myhdl
  The MyHDL development repository
  ☆1,084Updated 2 months ago
• awai54st / PYNQ-Classification
  Python on Zynq FPGA for Convolutional Neural Networks
  ☆614Updated 7 years ago
• bperez77 / xilinx_axidma
  A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…
  ☆501Updated 2 years ago
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆924Updated this week