Xilinx / PYNQLinks
Python Productivity for ZYNQ
☆2,160Updated this week
Alternatives and similar repositories for PYNQ
Users that are interested in PYNQ are comparing it to the libraries listed below
Sorting:
- Vitis In-Depth Tutorials☆1,412Updated 2 weeks ago
- Vitis Libraries☆986Updated last month
- ☆434Updated 10 months ago
- Quantized Neural Networks (QNNs) on PYNQ☆692Updated 3 years ago
- ☆692Updated 3 weeks ago
- ☆623Updated last year
- HDL libraries and projects☆1,694Updated this week
- Dataflow compiler for QNN inference on FPGAs☆843Updated this week
- 中文版 Parallel Programming for FPGAs☆740Updated 10 months ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,319Updated 3 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆864Updated 11 months ago
- Vitis_Accel_Examples☆547Updated 2 weeks ago
- Xilinx Embedded Software (embeddedsw) Development☆1,056Updated this week
- cocotb: Python-based chip (RTL) verification☆2,025Updated this week
- RTL, Cmodel, and testbench for NVDLA☆1,910Updated 3 years ago
- Python on Zynq FPGA for Convolutional Neural Networks☆614Updated 7 years ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆845Updated 6 months ago
- An open source library for image processing on FPGA.☆601Updated 10 years ago
- Verilog AXI components for FPGA implementation☆1,765Updated 4 months ago
- Must-have verilog systemverilog modules☆1,806Updated 3 months ago
- Verilog AXI stream components for FPGA implementation☆812Updated 4 months ago
- An Open-source FPGA IP Generator☆937Updated this week
- Machine learning on FPGAs using HLS☆1,536Updated last week
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆772Updated 5 years ago
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,626Updated 3 months ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆755Updated 8 years ago
- The MyHDL development repository☆1,086Updated 3 months ago
- Run Time for AIE and FPGA based platforms☆606Updated last week
- Verilog library for ASIC and FPGA designers☆1,309Updated last year
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆587Updated 7 years ago