Alternatives and similar repositories for PYNQ

Users that are interested in PYNQ are comparing it to the libraries listed below

• Xilinx / Vitis-Tutorials
  Vitis In-Depth Tutorials
  ☆1,481Updated 3 weeks ago
• Xilinx / Vitis_Libraries
  Vitis Libraries
  ☆1,045Updated last month
• Xilinx / PYNQ_Workshop
  ☆454Updated last year
• Xilinx / BNN-PYNQ
  Quantized Neural Networks (QNNs) on PYNQ
  ☆702Updated 3 years ago
• Digilent / vivado-library
  ☆646Updated 3 months ago
• Xilinx / finn
  Dataflow compiler for QNN inference on FPGAs
  ☆901Updated this week
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆740Updated 4 months ago
• xupsh / pp4fpgas-cn
  中文版 Parallel Programming for FPGAs
  ☆755Updated last year
• dhm2013724 / yolov2_xilinx_fpga
  A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard
  ☆877Updated last year
• Xilinx / Vitis-AI
  Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.
  ☆1,666Updated 7 months ago
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,781Updated this week
• doonny / PipeCNN
  An OpenCL-based FPGA Accelerator for Convolutional Neural Networks
  ☆1,356Updated 3 years ago
• awai54st / PYNQ-Classification
  Python on Zynq FPGA for Convolutional Neural Networks
  ☆624Updated 7 years ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆840Updated 8 months ago
• fastmachinelearning / hls4ml
  Machine learning on FPGAs using HLS
  ☆1,689Updated this week
• Xilinx / Vitis-AI-Tutorials
  ☆479Updated 3 weeks ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,854Updated 8 months ago
• nvdla / hw
  RTL, Cmodel, and testbench for NVDLA
  ☆1,964Updated 3 years ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆850Updated last year
• dgschwend / zynqnet
  Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"
  ☆763Updated 8 years ago
• WalkerLau / Accelerating-CNN-with-FPGA
  This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.
  ☆778Updated 5 years ago
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆569Updated 3 months ago
• KastnerRG / pp4fpgas
  Parallel Programming for FPGAs -- An open-source high-level synthesis book
  ☆864Updated last month
• dtysky / FPGA-Imaging-Library
  An open source library for image processing on FPGA.
  ☆611Updated 10 years ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,359Updated last year
• hunterlew / convolution_network_on_FPGA
  CNN acceleration on virtex-7 FPGA with verilog HDL
  ☆466Updated 7 years ago
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,872Updated 3 months ago
• bperez77 / xilinx_axidma
  A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…
  ☆521Updated 2 years ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,456Updated last year
• QShen3 / CNN-FPGA
  使用Verilog实现的CNN模块，可以方便的在FPGA项目中使用
  ☆574Updated 7 years ago