Alternatives and similar repositories for PYNQ:

Users that are interested in PYNQ are comparing it to the libraries listed below

• Xilinx / PYNQ_Workshop
  ☆406Updated 4 months ago
• Xilinx / BNN-PYNQ
  Quantized Neural Networks (QNNs) on PYNQ
  ☆678Updated 3 years ago
• Xilinx / Vitis-Tutorials
  Vitis In-Depth Tutorials
  ☆1,296Updated last week
• xupsh / pp4fpgas-cn
  中文版 Parallel Programming for FPGAs
  ☆714Updated 4 months ago
• Xilinx / Vitis_Libraries
  Vitis Libraries
  ☆923Updated last month
• dhm2013724 / yolov2_xilinx_fpga
  A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard
  ☆806Updated 5 months ago
• Digilent / vivado-library
  ☆590Updated 6 months ago
• awai54st / PYNQ-Classification
  Python on Zynq FPGA for Convolutional Neural Networks
  ☆610Updated 6 years ago
• Xilinx / finn
  Dataflow compiler for QNN inference on FPGAs
  ☆777Updated this week
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆623Updated 2 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,580Updated last year
• Xilinx / xfopencv
  ☆331Updated 4 years ago
• Digilent / vivado-boards
  ☆408Updated 2 weeks ago
• KastnerRG / pp4fpgas
  Parallel Programming for FPGAs -- An open-source high-level synthesis book
  ☆808Updated this week
• doonny / PipeCNN
  An OpenCL-based FPGA Accelerator for Convolutional Neural Networks
  ☆1,272Updated 2 years ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,235Updated 8 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆766Updated 5 months ago
• dgschwend / zynqnet
  Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"
  ☆747Updated 7 years ago
• bperez77 / xilinx_axidma
  A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…
  ☆481Updated 2 years ago
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,000Updated 4 months ago
• Xilinx / Vitis-AI-Tutorials
  ☆418Updated 7 months ago
• hunterlew / convolution_network_on_FPGA
  CNN acceleration on virtex-7 FPGA with verilog HDL
  ☆411Updated 6 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,180Updated last week
• myhdl / myhdl
  The MyHDL development repository
  ☆1,059Updated this week
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,568Updated this week
• IBM / AccDNN
  A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
  ☆403Updated 5 years ago
• Xilinx / QNN-MO-PYNQ
  ☆242Updated 4 years ago
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆515Updated 2 months ago
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,691Updated 2 months ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,183Updated 8 months ago