Xilinx / Vitis-Tutorials

Related projects ⓘ

Alternatives and complementary repositories for Vitis-Tutorials

• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆505Updated 2 months ago
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆597Updated 3 weeks ago
• Xilinx / Vitis_Libraries
  Vitis Libraries
  ☆890Updated 3 weeks ago
• Xilinx / Vitis-AI-Tutorials
  ☆390Updated 5 months ago
• Xilinx / PYNQ_Workshop
  ☆401Updated 2 months ago
• Xilinx / XRT
  Run Time for AIE and FPGA based platforms
  ☆559Updated this week
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆304Updated 2 years ago
• Xilinx / finn
  Dataflow compiler for QNN inference on FPGAs
  ☆747Updated this week
• Xilinx / Vitis-AI
  Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.
  ☆1,485Updated 2 months ago
• dhm2013724 / yolov2_xilinx_fpga
  A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard
  ☆780Updated 3 months ago
• KastnerRG / pp4fpgas
  Parallel Programming for FPGAs -- An open-source high-level synthesis book
  ☆793Updated 5 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆740Updated 3 months ago
• Digilent / vivado-library
  ☆572Updated 4 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,499Updated 11 months ago
• definelicht / hlslib
  A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
  ☆302Updated 6 months ago
• xupsh / pp4fpgas-cn
  中文版 Parallel Programming for FPGAs
  ☆703Updated 2 months ago
• fastmachinelearning / hls4ml
  Machine learning on FPGAs using HLS
  ☆1,275Updated this week
• doonny / PipeCNN
  An OpenCL-based FPGA Accelerator for Convolutional Neural Networks
  ☆1,252Updated 2 years ago
• changwoolee / lenet5_hls
  FPGA Accelerator for CNN using Vivado HLS
  ☆297Updated 3 years ago
• IBM / AccDNN
  A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
  ☆397Updated 4 years ago
• Xilinx / XilinxBoardStore
  ☆255Updated 2 weeks ago
• WalkerLau / Accelerating-CNN-with-FPGA
  This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.
  ☆726Updated 4 years ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆774Updated 5 months ago
• Xilinx / dma_ip_drivers
  Xilinx QDMA IP Drivers
  ☆573Updated 3 months ago
• QShen3 / CNN-FPGA
  使用Verilog实现的CNN模块，可以方便的在FPGA项目中使用
  ☆492Updated 6 years ago
• dgschwend / zynqnet
  Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"
  ☆741Updated 7 years ago
• fpgasystems / spooNN
  FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)
  ☆261Updated 4 years ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,131Updated 6 months ago
• Xilinx / DPU-PYNQ
  DPU on PYNQ
  ☆202Updated 9 months ago