Alternatives and similar repositories for Vitis-Tutorials:

Users that are interested in Vitis-Tutorials are comparing it to the libraries listed below

• Xilinx / Vitis_Libraries
  Vitis Libraries
  ☆947Updated this week
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆657Updated 4 months ago
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆531Updated last month
• Xilinx / Vitis-AI-Tutorials
  ☆430Updated 9 months ago
• Xilinx / PYNQ_Workshop
  ☆418Updated 6 months ago
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆331Updated 2 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,648Updated 3 weeks ago
• KastnerRG / pp4fpgas
  Parallel Programming for FPGAs -- An open-source high-level synthesis book
  ☆814Updated 2 months ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,247Updated 10 months ago
• Xilinx / XRT
  Run Time for AIE and FPGA based platforms
  ☆579Updated this week
• Xilinx / Vitis-AI
  Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.
  ☆1,563Updated 6 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆791Updated 3 weeks ago
• xupsh / pp4fpgas-cn
  中文版 Parallel Programming for FPGAs
  ☆719Updated 7 months ago
• Digilent / vivado-library
  ☆606Updated 8 months ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆807Updated 9 months ago
• dhm2013724 / yolov2_xilinx_fpga
  A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard
  ☆834Updated 7 months ago
• Xilinx / finn
  Dataflow compiler for QNN inference on FPGAs
  ☆795Updated this week
• Xilinx / XilinxBoardStore
  ☆279Updated last week
• Xilinx / dma_ip_drivers
  Xilinx QDMA IP Drivers
  ☆631Updated 2 weeks ago
• Xilinx / Vivado-Design-Tutorials
  ☆190Updated 2 months ago
• dgschwend / zynqnet
  Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"
  ☆751Updated 7 years ago
• changwoolee / lenet5_hls
  FPGA Accelerator for CNN using Vivado HLS
  ☆312Updated 3 years ago
• Xilinx / DPU-PYNQ
  DPU on PYNQ
  ☆211Updated last year
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,240Updated this week
• IBM / AccDNN
  A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
  ☆414Updated 5 years ago
• Digilent / vivado-boards
  ☆424Updated 2 months ago
• fpgasystems / fpga-network-stack
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆800Updated last week
• Xilinx / finn-examples
  Dataflow QNN inference accelerator examples on FPGAs
  ☆207Updated 2 months ago
• bperez77 / xilinx_axidma
  A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…
  ☆490Updated 2 years ago
• fpgasystems / spooNN
  FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)
  ☆265Updated 5 years ago