Alternatives and similar repositories for Vitis-Tutorials

Users that are interested in Vitis-Tutorials are comparing it to the libraries listed below

• Xilinx / Vitis_Libraries
  Vitis Libraries
  ☆1,004Updated this week
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆709Updated 2 months ago
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆556Updated last week
• Xilinx / Vitis-AI-Tutorials
  ☆460Updated last year
• Xilinx / finn
  Dataflow compiler for QNN inference on FPGAs
  ☆859Updated this week
• Xilinx / XRT
  Run Time for AIE and FPGA based platforms
  ☆623Updated this week
• Xilinx / PYNQ_Workshop
  ☆442Updated 11 months ago
• KastnerRG / pp4fpgas
  Parallel Programming for FPGAs -- An open-source high-level synthesis book
  ☆852Updated 7 months ago
• Xilinx / Vitis-AI
  Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.
  ☆1,642Updated 4 months ago
• Digilent / vivado-library
  ☆631Updated last month
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆822Updated 6 months ago
• Xilinx / Vivado-Design-Tutorials
  ☆219Updated 3 weeks ago
• doonny / PipeCNN
  An OpenCL-based FPGA Accelerator for Convolutional Neural Networks
  ☆1,329Updated 3 years ago
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆354Updated 7 months ago
• xupsh / pp4fpgas-cn
  中文版 Parallel Programming for FPGAs
  ☆744Updated last year
• fpgasystems / fpga-network-stack
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆847Updated last month
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,800Updated 6 months ago
• IBM / AccDNN
  A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
  ☆428Updated 5 years ago
• Xilinx / PYNQ
  Python Productivity for ZYNQ
  ☆2,185Updated last week
• Xilinx / XilinxBoardStore
  ☆290Updated last week
• dhm2013724 / yolov2_xilinx_fpga
  A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard
  ☆868Updated last year
• fastmachinelearning / hls4ml
  Machine learning on FPGAs using HLS
  ☆1,598Updated last week
• KastnerRG / riffa
  The RIFFA development repository
  ☆844Updated last year
• Xilinx / BNN-PYNQ
  Quantized Neural Networks (QNNs) on PYNQ
  ☆698Updated 3 years ago
• jofrfu / tinyTPU
  Implementation of a Tensor Processing Unit for embedded systems and the IoT.
  ☆497Updated 6 years ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,413Updated last year
• Xilinx / DPU-PYNQ
  DPU on PYNQ
  ☆226Updated 2 weeks ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,356Updated 2 weeks ago
• Digilent / vivado-boards
  ☆459Updated last month
• WangXuan95 / Xilinx-FPGA-PCIe-XDMA-Tutorial
  Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核
  ☆674Updated last year