Alternatives and similar repositories for Vitis-Tutorials

Users that are interested in Vitis-Tutorials are comparing it to the libraries listed below

• Xilinx / Vitis_Libraries
  Vitis Libraries
  ☆973Updated 2 months ago
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆684Updated last week
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆540Updated 3 weeks ago
• Xilinx / XRT
  Run Time for AIE and FPGA based platforms
  ☆598Updated this week
• Xilinx / Vitis-AI-Tutorials
  ☆449Updated 11 months ago
• Xilinx / PYNQ_Workshop
  ☆431Updated 8 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆808Updated 3 months ago
• Xilinx / Vitis-AI
  Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.
  ☆1,602Updated 2 months ago
• Xilinx / finn
  Dataflow compiler for QNN inference on FPGAs
  ☆828Updated this week
• Xilinx / XilinxBoardStore
  ☆288Updated this week
• Digilent / vivado-library
  ☆617Updated 11 months ago
• KastnerRG / pp4fpgas
  Parallel Programming for FPGAs -- An open-source high-level synthesis book
  ☆836Updated 4 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,729Updated 3 months ago
• Xilinx / Vivado-Design-Tutorials
  ☆210Updated last month
• Xilinx / PYNQ
  Python Productivity for ZYNQ
  ☆2,140Updated last month
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆345Updated 4 months ago
• dhm2013724 / yolov2_xilinx_fpga
  A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard
  ☆848Updated 10 months ago
• changwoolee / lenet5_hls
  FPGA Accelerator for CNN using Vivado HLS
  ☆317Updated 3 years ago
• Xilinx / dma_ip_drivers
  Xilinx QDMA IP Drivers
  ☆671Updated 3 months ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆829Updated 11 months ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,312Updated last year
• fpgasystems / fpga-network-stack
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆825Updated 2 months ago
• IBM / AccDNN
  A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
  ☆421Updated 5 years ago
• definelicht / hlslib
  A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
  ☆319Updated 4 months ago
• omarelhedaby / CNN-FPGA
  Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database
  ☆507Updated 4 years ago
• xupsh / pp4fpgas-cn
  中文版 Parallel Programming for FPGAs
  ☆736Updated 9 months ago
• Xilinx / DPU-PYNQ
  DPU on PYNQ
  ☆221Updated last year
• hunterlew / convolution_network_on_FPGA
  CNN acceleration on virtex-7 FPGA with verilog HDL
  ☆446Updated 7 years ago
• Xilinx / finn-examples
  Dataflow QNN inference accelerator examples on FPGAs
  ☆217Updated 2 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,287Updated last week