Alternatives and similar repositories for Vitis-Tutorials

Users that are interested in Vitis-Tutorials are comparing it to the libraries listed below

• Xilinx / Vitis_Libraries
  Vitis Libraries
  ☆979Updated 3 weeks ago
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆546Updated 2 weeks ago
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆687Updated 3 weeks ago
• Xilinx / Vitis-AI-Tutorials
  ☆449Updated last year
• KastnerRG / pp4fpgas
  Parallel Programming for FPGAs -- An open-source high-level synthesis book
  ☆838Updated 5 months ago
• Xilinx / XRT
  Run Time for AIE and FPGA based platforms
  ☆603Updated this week
• Digilent / vivado-library
  ☆618Updated 11 months ago
• Xilinx / PYNQ_Workshop
  ☆431Updated 9 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,746Updated 3 months ago
• Xilinx / finn
  Dataflow compiler for QNN inference on FPGAs
  ☆835Updated this week
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆810Updated 3 months ago
• Xilinx / Vitis-AI
  Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.
  ☆1,610Updated 2 months ago
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆347Updated 5 months ago
• fpgasystems / fpga-network-stack
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆830Updated 3 months ago
• Xilinx / Vivado-Design-Tutorials
  ☆211Updated last week
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,359Updated last year
• Xilinx / XilinxBoardStore
  ☆288Updated 3 weeks ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆835Updated last year
• IBM / AccDNN
  A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
  ☆422Updated 5 years ago
• xupsh / pp4fpgas-cn
  中文版 Parallel Programming for FPGAs
  ☆737Updated 10 months ago
• Xilinx / PYNQ
  Python Productivity for ZYNQ
  ☆2,148Updated last month
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,797Updated 2 months ago
• dhm2013724 / yolov2_xilinx_fpga
  A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard
  ☆857Updated 10 months ago
• hunterlew / convolution_network_on_FPGA
  CNN acceleration on virtex-7 FPGA with verilog HDL
  ☆447Updated 7 years ago
• jofrfu / tinyTPU
  Implementation of a Tensor Processing Unit for embedded systems and the IoT.
  ☆476Updated 6 years ago
• Xilinx / Vitis-In-Depth-Tutorial
  ☆118Updated 3 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,308Updated last week
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆924Updated this week
• Digilent / vivado-boards
  ☆444Updated 5 months ago
• fastmachinelearning / hls4ml-tutorial
  Tutorial notebooks for hls4ml
  ☆346Updated last month