Alternatives and similar repositories for Vitis-Tutorials:

Users that are interested in Vitis-Tutorials are comparing it to the libraries listed below

• Xilinx / Vitis_Libraries
  Vitis Libraries
  ☆930Updated 2 months ago
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆523Updated this week
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆639Updated 3 months ago
• Xilinx / Vitis-AI-Tutorials
  ☆424Updated 8 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,608Updated last year
• Digilent / vivado-library
  ☆600Updated 7 months ago
• Xilinx / PYNQ_Workshop
  ☆410Updated 5 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆775Updated 6 months ago
• Xilinx / finn
  Dataflow compiler for QNN inference on FPGAs
  ☆785Updated this week
• Xilinx / XRT
  Run Time for AIE and FPGA based platforms
  ☆576Updated this week
• Xilinx / Vitis-AI
  Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.
  ☆1,536Updated 5 months ago
• Xilinx / XilinxBoardStore
  ☆272Updated this week
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,198Updated 2 weeks ago
• dhm2013724 / yolov2_xilinx_fpga
  A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard
  ☆811Updated 6 months ago
• KastnerRG / pp4fpgas
  Parallel Programming for FPGAs -- An open-source high-level synthesis book
  ☆811Updated last month
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆322Updated 3 weeks ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,207Updated 9 months ago
• Xilinx / PYNQ
  Python Productivity for ZYNQ
  ☆2,042Updated 4 months ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆799Updated 8 months ago
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆870Updated this week
• definelicht / hlslib
  A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
  ☆313Updated 3 weeks ago
• Digilent / vivado-boards
  ☆415Updated last month
• Xilinx / BNN-PYNQ
  Quantized Neural Networks (QNNs) on PYNQ
  ☆678Updated 3 years ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,246Updated 9 months ago
• Xilinx / DPU-PYNQ
  DPU on PYNQ
  ☆209Updated last year
• IBM / AccDNN
  A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
  ☆408Updated 5 years ago
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆897Updated 3 weeks ago
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,582Updated this week
• Xilinx / Vivado-Design-Tutorials
  ☆177Updated last month
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆734Updated 3 years ago