Alternatives and similar repositories for Vitis-Tutorials

Users that are interested in Vitis-Tutorials are comparing it to the libraries listed below

• Xilinx / Vitis_Libraries
  Vitis Libraries
  ☆1,065Updated last month
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆758Updated 2 weeks ago
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆582Updated last month
• Xilinx / Vitis-AI-Tutorials
  ☆493Updated 3 weeks ago
• Xilinx / PYNQ_Workshop
  ☆464Updated last year
• KastnerRG / pp4fpgas
  Parallel Programming for FPGAs -- An open-source high-level synthesis book
  ☆875Updated 3 weeks ago
• Xilinx / XRT
  Run Time for AIE and FPGA based platforms
  ☆648Updated this week
• Xilinx / finn
  Dataflow compiler for QNN inference on FPGAs
  ☆933Updated last week
• Xilinx / Vitis-AI
  Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.
  ☆1,716Updated this week
• Digilent / vivado-library
  ☆666Updated last month
• xupsh / pp4fpgas-cn
  中文版 Parallel Programming for FPGAs
  ☆761Updated last year
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆858Updated 11 months ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆863Updated last year
• Xilinx / Vivado-Design-Tutorials
  ☆248Updated last week
• Xilinx / PYNQ
  Python Productivity for ZYNQ
  ☆2,272Updated 2 weeks ago
• fastmachinelearning / hls4ml
  Machine learning on FPGAs using HLS
  ☆1,785Updated this week
• IBM / AccDNN
  A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
  ☆437Updated 6 years ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,945Updated 11 months ago
• jofrfu / tinyTPU
  Implementation of a Tensor Processing Unit for embedded systems and the IoT.
  ☆541Updated 7 years ago
• ucb-bar / gemmini
  Berkeley's Spatial Array Generator
  ☆1,208Updated last week
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,840Updated last week
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆374Updated last year
• fpgasystems / fpga-network-stack
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆894Updated last week
• doonny / PipeCNN
  An OpenCL-based FPGA Accelerator for Convolutional Neural Networks
  ☆1,368Updated 3 years ago
• bperez77 / xilinx_axidma
  A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…
  ☆529Updated 3 years ago
• Xilinx / XilinxBoardStore
  ☆312Updated this week
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,526Updated last year
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,487Updated last week
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆1,044Updated this week
• Digilent / vivado-boards
  ☆485Updated 6 months ago