jgoeders / dac_sdc_2021_designs
☆19Updated 2 years ago
Alternatives and similar repositories for dac_sdc_2021_designs:
Users that are interested in dac_sdc_2021_designs are comparing it to the libraries listed below
- Designs for finalist teams of the DAC System Design Contest☆36Updated 4 years ago
- ☆17Updated 2 years ago
- ☆21Updated 2 years ago
- ☆23Updated 3 years ago
- ☆26Updated 2 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 2 years ago
- CNN Accelerator in Frequency Domain☆12Updated 4 years ago
- 2020 xilinx summer school☆17Updated 4 years ago
- ☆33Updated 5 years ago
- DAC System Design Contest 2020☆29Updated 4 years ago
- ☆18Updated 2 years ago
- ☆25Updated last month
- ☆8Updated last year
- ☆11Updated 9 months ago
- ☆19Updated 3 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆12Updated 3 years ago
- ☆35Updated 5 years ago
- Open-source of MSD framework☆16Updated last year
- DMA controller for CNN accelerator☆13Updated 7 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- An HLS based winograd systolic CNN accelerator☆49Updated 3 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆22Updated 3 years ago
- ☆18Updated last year
- ☆15Updated 3 years ago
- A DAG processor and compiler for a tree-based spatial datapath.☆13Updated 2 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Updated 4 years ago
- ☆16Updated 2 years ago
- A collection of tutorials for the fpgaConvNet framework.☆37Updated 3 months ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆9Updated 2 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆36Updated 3 years ago