jgoeders / dac_sdc_2021_designs
☆20Updated 3 years ago
Alternatives and similar repositories for dac_sdc_2021_designs:
Users that are interested in dac_sdc_2021_designs are comparing it to the libraries listed below
- ☆17Updated 2 years ago
- Designs for finalist teams of the DAC System Design Contest☆36Updated 4 years ago
- ☆21Updated 2 years ago
- ☆26Updated 2 years ago
- ☆23Updated 3 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 2 years ago
- 2020 xilinx summer school☆17Updated 4 years ago
- DAC System Design Contest 2020☆29Updated 4 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- ☆33Updated 6 years ago
- ☆26Updated 3 months ago
- ☆19Updated 4 years ago
- Open-source of MSD framework☆16Updated last year
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆14Updated 4 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆22Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- ☆19Updated 2 years ago
- ☆11Updated 11 months ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆20Updated 2 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- A collection of tutorials for the fpgaConvNet framework.☆41Updated 6 months ago
- ☆8Updated last year
- ☆16Updated 2 years ago
- My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …☆48Updated 2 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 3 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆12Updated 3 years ago
- ☆71Updated 2 years ago
- A general framework for optimizing DNN dataflow on systolic array☆34Updated 4 years ago