jgoeders / dac_sdc_2021_designsLinks
☆20Updated 3 years ago
Alternatives and similar repositories for dac_sdc_2021_designs
Users that are interested in dac_sdc_2021_designs are comparing it to the libraries listed below
Sorting:
- ☆17Updated 2 years ago
- ☆21Updated 2 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- ☆23Updated 3 years ago
- ☆26Updated 2 years ago
- ☆34Updated 6 years ago
- 2020 xilinx summer school☆18Updated 5 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- ☆28Updated 5 months ago
- DAC System Design Contest 2020☆29Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- Open-source of MSD framework☆16Updated 2 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- ☆19Updated 4 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated last year
- ☆35Updated 6 years ago
- ☆60Updated 5 years ago
- ☆18Updated 2 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆53Updated last year
- ☆25Updated 2 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Updated 4 years ago
- A collection of tutorials for the fpgaConvNet framework.☆45Updated last year
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆114Updated 4 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆12Updated 3 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆38Updated 4 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Updated 2 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆26Updated 3 years ago
- A DAG processor and compiler for a tree-based spatial datapath.☆14Updated 3 years ago