drichmond / PYNQ-HLSLinks
A Tutorial on Putting High-Level Synthesis cores in PYNQ
☆107Updated 7 years ago
Alternatives and similar repositories for PYNQ-HLS
Users that are interested in PYNQ-HLS are comparing it to the libraries listed below
Sorting:
- DPU on PYNQ☆238Updated 5 months ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆107Updated 3 years ago
- PYNQ, Neural network Language model, Overlay☆112Updated 6 years ago
- ☆72Updated 7 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆111Updated 5 years ago
- Vitis HLS Library for FINN☆213Updated last week
- Board files to build Ultra 96 PYNQ image☆157Updated 4 months ago
- RISC-V Integration for PYNQ☆180Updated 6 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆83Updated 2 years ago
- ☆117Updated 4 years ago
- This project is trying to create a base vitis platform to run with DPU☆49Updated 5 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆282Updated 6 years ago
- PYNQ Composabe Overlays☆74Updated last year
- ☆250Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆90Updated 5 years ago
- Xilinx Deep Learning IP☆94Updated 4 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆51Updated 5 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆74Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 4 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆155Updated 5 years ago
- Computer Vision Overlays on Pynq☆189Updated 6 years ago
- ☆91Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆115Updated 8 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 8 years ago
- FPGA/AES/LeNet/VGG16☆109Updated 7 years ago
- A convolutional neural network implemented in hardware (verilog)☆166Updated 8 years ago
- ☆66Updated 3 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆69Updated 6 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 4 years ago
- IC implementation of TPU☆144Updated 6 years ago