drichmond / PYNQ-HLS
A Tutorial on Putting High-Level Synthesis cores in PYNQ
☆102Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for PYNQ-HLS
- PYNQ, Neural network Language model, Overlay☆102Updated 5 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆66Updated 6 years ago
- ☆60Updated 5 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆39Updated 2 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- ☆86Updated 4 years ago
- Convolution Neural Network of vgg19 model in verilog☆43Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆88Updated 6 years ago
- DPU on PYNQ☆202Updated 9 months ago
- Board files to build Ultra 96 PYNQ image☆152Updated 2 months ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆98Updated 4 years ago
- Convolutional Neural Network Using High Level Synthesis☆83Updated 4 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆94Updated 2 years ago
- PYNQ Composabe Overlays☆67Updated 5 months ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- RISC-V Integration for PYNQ☆165Updated 5 years ago
- Zynq-7000 DPU TRD☆43Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆77Updated 5 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆67Updated 4 years ago
- ☆43Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆106Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆89Updated 11 months ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆146Updated 4 years ago
- Vitis HLS Library for FINN☆181Updated last week
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆129Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆63Updated last year
- 2019 SEU-Xilinx Summer School☆46Updated 5 years ago
- A convolutional neural network implemented in hardware (verilog)☆151Updated 7 years ago
- IC implementation of TPU☆86Updated 4 years ago