drichmond / PYNQ-HLSLinks
A Tutorial on Putting High-Level Synthesis cores in PYNQ
☆105Updated 7 years ago
Alternatives and similar repositories for PYNQ-HLS
Users that are interested in PYNQ-HLS are comparing it to the libraries listed below
Sorting:
- DPU on PYNQ☆222Updated last year
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- PYNQ Composabe Overlays☆73Updated last year
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆104Updated 2 years ago
- ☆65Updated 6 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆71Updated 4 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 3 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- PYNQ, Neural network Language model, Overlay☆107Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆47Updated 7 years ago
- FPGA/AES/LeNet/VGG16☆102Updated 6 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆155Updated 5 years ago
- ☆89Updated 5 years ago
- Xilinx Deep Learning IP☆92Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- RISC-V Integration for PYNQ☆174Updated 5 years ago
- Vitis HLS Library for FINN☆198Updated 3 weeks ago
- ☆29Updated 7 years ago
- ☆94Updated last year
- Board files to build Ultra 96 PYNQ image☆155Updated 6 months ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆154Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆84Updated 6 years ago
- Zynq-7000 DPU TRD☆45Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆90Updated 6 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆57Updated 3 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- A convolutional neural network implemented in hardware (verilog)☆157Updated 7 years ago