drichmond / PYNQ-HLS
A Tutorial on Putting High-Level Synthesis cores in PYNQ
☆104Updated 6 years ago
Alternatives and similar repositories for PYNQ-HLS:
Users that are interested in PYNQ-HLS are comparing it to the libraries listed below
- Convolutional Neural Network Using High Level Synthesis☆84Updated 4 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆69Updated 6 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆101Updated 2 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- Vitis HLS Library for FINN☆190Updated this week
- DPU on PYNQ☆209Updated last year
- ☆62Updated 6 years ago
- PYNQ Composabe Overlays☆70Updated 8 months ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆108Updated 7 years ago
- PYNQ, Neural network Language model, Overlay☆106Updated 5 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆68Updated 4 years ago
- hls code zynq 7020 pynq z2 CNN☆79Updated 5 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆39Updated 3 years ago
- Board files to build Ultra 96 PYNQ image☆154Updated 2 months ago
- FPGA/AES/LeNet/VGG16☆95Updated 6 years ago
- ☆27Updated 6 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- RISC-V Integration for PYNQ☆168Updated 5 years ago
- Xilinx Deep Learning IP☆93Updated 3 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆67Updated last year
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆56Updated 3 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆104Updated 4 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆148Updated 5 years ago
- ☆245Updated 4 years ago
- ☆88Updated 4 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆31Updated 5 years ago
- A convolutional neural network implemented in hardware (verilog)☆156Updated 7 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆67Updated last year
- 中文:☆95Updated 5 years ago