doonny / PipeCNN
An OpenCL-based FPGA Accelerator for Convolutional Neural Networks
☆1,272Updated 2 years ago
Alternatives and similar repositories for PipeCNN:
Users that are interested in PipeCNN are comparing it to the libraries listed below
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆747Updated 7 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆743Updated 5 years ago
- Python on Zynq FPGA for Convolutional Neural Networks☆610Updated 6 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆411Updated 6 years ago
- Quantized Neural Networks (QNNs) on PYNQ☆678Updated 3 years ago
- FPGA Accelerator for CNN using Vivado HLS☆308Updated 3 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆806Updated 5 months ago
- 中文版 Parallel Programming for FPGAs☆714Updated 4 months ago
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆515Updated 6 years ago
- RTL, Cmodel, and testbench for NVDLA☆1,789Updated 2 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆324Updated 5 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆304Updated 4 years ago
- Vitis_Accel_Examples☆515Updated 2 months ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆218Updated 6 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆177Updated 7 years ago
- Getting Started with Xilinx ML Suite☆336Updated 4 years ago
- ☆242Updated 4 years ago
- This is originally a collection of papers on neural network accelerators. Now it's more like my selection of research on deep learning an…☆1,893Updated last week
- An open source library for image processing on FPGA.☆566Updated 9 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆403Updated 5 years ago
- Vitis Libraries☆923Updated last month
- SDAccel Examples☆357Updated 2 years ago
- ☆623Updated 2 months ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆234Updated 3 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆319Updated last year
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆434Updated 3 years ago
- Implement Tiny YOLO v3 on ZYNQ☆271Updated 2 years ago
- Vitis In-Depth Tutorials☆1,296Updated last week
- Dataflow compiler for QNN inference on FPGAs☆777Updated this week
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆212Updated 6 years ago