hirayaku / DAC2018-TGIIF
The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track
☆89Updated 6 years ago
Alternatives and similar repositories for DAC2018-TGIIF:
Users that are interested in DAC2018-TGIIF are comparing it to the libraries listed below
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- ☆53Updated 5 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆111Updated 4 years ago
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Updated 7 years ago
- Residual Binarized Neural Network☆43Updated 6 years ago
- ☆33Updated 5 years ago
- Xilinx Deep Learning IP☆92Updated 3 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆109Updated 7 years ago
- ☆19Updated 7 years ago
- ☆35Updated 5 years ago
- The second place winner for DAC-SDC 2020☆97Updated 2 years ago
- Design contest for DAC 2018☆17Updated 6 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 6 years ago
- ☆83Updated 4 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆209Updated 5 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆104Updated 6 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 5 years ago
- ☆247Updated 4 years ago
- Caffe to VHDL☆67Updated 4 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆325Updated 5 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆143Updated 5 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆140Updated 7 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆265Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆57Updated 3 years ago
- ☆119Updated 7 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆149Updated 5 years ago
- YOLO object detector for Movidius Neural Compute Stick (NCS)☆52Updated 6 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- ☆238Updated 2 years ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆175Updated last year