hirayaku / DAC2018-TGIIFLinks
The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track
☆89Updated 6 years ago
Alternatives and similar repositories for DAC2018-TGIIF
Users that are interested in DAC2018-TGIIF are comparing it to the libraries listed below
Sorting:
- Light-weighted neural network inference for object detection on small-scale FPGA board☆90Updated 6 years ago
- Residual Binarized Neural Network☆43Updated 7 years ago
- ☆53Updated 5 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- Xilinx Deep Learning IP☆92Updated 4 years ago
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Updated 7 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- Design contest for DAC 2018☆17Updated 7 years ago
- ☆33Updated 6 years ago
- ☆247Updated 4 years ago
- Caffe to VHDL☆67Updated 5 years ago
- ☆35Updated 5 years ago
- YOLO object detector for Movidius Neural Compute Stick (NCS)☆52Updated 7 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆155Updated 5 years ago
- ☆19Updated 7 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆215Updated 6 years ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆182Updated last year
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆72Updated last year
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆181Updated 8 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆57Updated 3 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- PYNQ, Neural network Language model, Overlay☆107Updated 6 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆325Updated 5 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆139Updated 5 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆306Updated 4 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 6 years ago