hirayaku / DAC2018-TGIIFView external linksLinks
The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track
☆91Nov 25, 2018Updated 7 years ago
Alternatives and similar repositories for DAC2018-TGIIF
Users that are interested in DAC2018-TGIIF are comparing it to the libraries listed below
Sorting:
- Light-weighted neural network inference for object detection on small-scale FPGA board☆92May 25, 2019Updated 6 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆282Dec 5, 2019Updated 6 years ago
- code submitted to DAC2018(http://www.cse.cuhk.edu.hk/~byu/2018-DAC-HDC/index.html)☆13Jul 12, 2018Updated 7 years ago
- ☆250Oct 13, 2020Updated 5 years ago
- ☆53Jul 24, 2019Updated 6 years ago
- ☆35Jul 24, 2019Updated 6 years ago
- Design contest for DAC 2018☆17Apr 12, 2018Updated 7 years ago
- ☆243Jun 21, 2022Updated 3 years ago
- The second place winner for DAC-SDC 2020☆99Apr 23, 2022Updated 3 years ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆194Jan 10, 2024Updated 2 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆114Feb 22, 2021Updated 4 years ago
- Python on Zynq FPGA for Convolutional Neural Networks☆624May 15, 2018Updated 7 years ago
- ☆16Jul 13, 2018Updated 7 years ago
- PYNQ, Neural network Language model, Overlay☆112Apr 26, 2019Updated 6 years ago
- Xilinx Deep Learning IP☆94May 10, 2021Updated 4 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆336Jul 9, 2019Updated 6 years ago
- DAC System Design Contest 2020☆29Jun 11, 2020Updated 5 years ago
- A collection of URLs related to High Level Synthesis (HLS).☆13Jun 26, 2021Updated 4 years ago
- ☆26Nov 4, 2022Updated 3 years ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆767May 26, 2017Updated 8 years ago
- Quantized Neural Networks (QNNs) on PYNQ☆703Jan 4, 2022Updated 4 years ago
- YOLO object detector for Movidius Neural Compute Stick (NCS)☆54Apr 25, 2018Updated 7 years ago
- ☆19Aug 25, 2017Updated 8 years ago
- ☆19Mar 16, 2022Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Jul 8, 2020Updated 5 years ago
- a project build the SSD net in pynq-z2☆15Aug 1, 2020Updated 5 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆890Jul 29, 2024Updated last year
- ☆91Apr 15, 2020Updated 5 years ago
- Getting Started with Xilinx ML Suite☆335Jan 6, 2021Updated 5 years ago
- Proposed solution of team DeepZ for 2018 DAC System Design Contest☆25Sep 4, 2018Updated 7 years ago
- FPGA Accelerator for CNN using Vivado HLS☆331Oct 25, 2021Updated 4 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28May 11, 2022Updated 3 years ago
- Computer Vision Overlays on Pynq☆189Oct 4, 2019Updated 6 years ago
- ☆340Jun 16, 2020Updated 5 years ago
- ☆15Jan 17, 2023Updated 3 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆116Jun 24, 2017Updated 8 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆76Jul 31, 2018Updated 7 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs (FPGA'17)☆311Nov 16, 2020Updated 5 years ago
- ☆21Oct 26, 2022Updated 3 years ago