Alternatives and similar repositories for hlslib

Users that are interested in hlslib are comparing it to the libraries listed below

• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆347Updated 5 months ago
• spcl / hls_tutorial_examples
  Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".
  ☆200Updated 3 years ago
• Xilinx / finn-hlslib
  Vitis HLS Library for FINN
  ☆198Updated 3 weeks ago
• NVlabs / matchlib
  SystemC/C++ library of commonly-used hardware functions and components for HLS.
  ☆274Updated 2 months ago
• rapidstream-org / rapidstream-tapa
  RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.
  ☆172Updated this week
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆546Updated last week
• cornell-zhang / rosetta
  Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs
  ☆165Updated last year
• Xilinx / Vitis-In-Depth-Tutorial
  ☆118Updated 3 years ago
• fpgasystems / Vitis_with_100Gbps_TCP-IP
  100 Gbps TCP/IP stack for Vitis shells
  ☆209Updated last year
• Xilinx / SDAccel-Tutorials
  SDAccel Development Environment Tutorials
  ☆109Updated 5 years ago
• Xilinx / RapidWright
  Build Customized FPGA Implementations for Vivado
  ☆327Updated this week
• Xilinx / DPU-PYNQ
  DPU on PYNQ
  ☆222Updated last year
• Xilinx / xup_vitis_network_example
  VNx: Vitis Network Examples
  ☆150Updated 10 months ago
• Xilinx / XilinxBoardStore
  ☆288Updated 3 weeks ago
• UCLA-VAST / AutoBridge
  [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.
  ☆122Updated 2 years ago
• UCLA-VAST / AutoSA
  AutoSA: Polyhedral-Based Systolic Array Compiler
  ☆221Updated 2 years ago
• fpgasystems / spooNN
  FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)
  ☆273Updated 5 years ago
• sld-columbia / esp
  Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy
  ☆376Updated 2 weeks ago
• fpgasystems / Coyote
  Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…
  ☆267Updated last week
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆687Updated 3 weeks ago
• amiq-consulting / CNN-using-HLS
  Convolutional Neural Network Using High Level Synthesis
  ☆87Updated 4 years ago
• IBM / AccDNN
  A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
  ☆422Updated 5 years ago
• Xilinx / HLS_arbitrary_Precision_Types
  ☆46Updated last year
• tukl-msd / DRAMSys
  DRAMSys a SystemC TLM-2.0 based DRAM simulator.
  ☆280Updated last month
• hsharma35 / dnnweaver2
  Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.
  ☆215Updated 6 years ago
• Xilinx / HLS
  Vitis HLS LLVM source code and examples
  ☆390Updated 8 months ago
• UCLA-VAST / RapidStream
  [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.
  ☆126Updated 2 years ago
• drichmond / PYNQ-HLS
  A Tutorial on Putting High-Level Synthesis cores in PYNQ
  ☆105Updated 7 years ago
• lastweek / fpga_readings
  Recipe for FPGA cooking
  ☆298Updated 8 months ago
• Xilinx / logicnets
  ☆94Updated last year