definelicht / hlslibLinks
A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
☆329Updated 8 months ago
Alternatives and similar repositories for hlslib
Users that are interested in hlslib are comparing it to the libraries listed below
Sorting:
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆365Updated 8 months ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆201Updated 3 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆283Updated last week
- Vitis HLS Library for FINN☆208Updated last week
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆174Updated last month
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- Vitis_Accel_Examples☆558Updated last month
- AutoSA: Polyhedral-Based Systolic Array Compiler☆225Updated 2 years ago
- ☆117Updated 4 years ago
- DPU on PYNQ☆228Updated 2 months ago
- 100 Gbps TCP/IP stack for Vitis shells☆219Updated last year
- SDAccel Development Environment Tutorials☆111Updated 5 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆157Updated this week
- ☆299Updated last week
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆224Updated 6 years ago
- ☆132Updated 4 months ago
- PandA-bambu public repository☆289Updated last week
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆384Updated 3 months ago
- Build Customized FPGA Implementations for Vivado☆341Updated this week
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆126Updated 2 years ago
- VNx: Vitis Network Examples☆154Updated last month
- AMD University Program HLS tutorial☆112Updated 11 months ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆306Updated 3 weeks ago
- Vitis HLS LLVM source code and examples☆396Updated 2 weeks ago
- Benchmarks for Accelerator Design and Customized Architectures☆130Updated 5 years ago
- Train and deploy LUT-based neural networks on FPGAs☆98Updated last year
- ☆228Updated 2 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 3 months ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆201Updated 5 years ago