definelicht / hlslibView external linksLinks
A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
☆334Jan 20, 2025Updated last year
Alternatives and similar repositories for hlslib
Users that are interested in hlslib are comparing it to the libraries listed below
Sorting:
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆374Jan 20, 2025Updated last year
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆204Nov 14, 2021Updated 4 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆180Aug 16, 2025Updated 5 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- Vitis HLS Library for FINN☆214Jan 9, 2026Updated last month
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆341Apr 20, 2024Updated last year
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆875Jan 16, 2026Updated 3 weeks ago
- ☆760Jan 22, 2026Updated 3 weeks ago
- ☆30Apr 26, 2019Updated 6 years ago
- ☆72Feb 16, 2023Updated 2 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Dec 20, 2022Updated 3 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 4 years ago
- Vitis Libraries☆1,068Updated this week
- Vitis HLS LLVM source code and examples☆403Sep 30, 2025Updated 4 months ago
- Machine learning on FPGAs using HLS☆1,787Updated this week
- AutoSA: Polyhedral-Based Systolic Array Compiler☆237Dec 8, 2022Updated 3 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆101Jun 30, 2025Updated 7 months ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Nov 7, 2023Updated 2 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆336Jul 9, 2019Updated 6 years ago
- Vitis_Accel_Examples☆582Dec 17, 2025Updated last month
- Build Customized FPGA Implementations for Vivado☆355Updated this week
- SDAccel Examples☆361May 20, 2022Updated 3 years ago
- A scalable High-Level Synthesis framework on MLIR☆288May 15, 2024Updated last year
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆48Jul 24, 2024Updated last year
- BLAS implementation for Intel FPGA☆78Nov 18, 2020Updated 5 years ago
- Run Time for AIE and FPGA based platforms☆650Updated this week
- DASS HLS Compiler☆29Oct 4, 2023Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Sep 27, 2024Updated last year
- HLS-based Graph Processing Framework on FPGAs☆149Oct 11, 2022Updated 3 years ago
- Introductory examples for using PYNQ with Alveo☆52Mar 14, 2023Updated 2 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆228Apr 23, 2024Updated last year
- Dataflow compiler for QNN inference on FPGAs☆937Feb 5, 2026Updated last week
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Nov 7, 2019Updated 6 years ago
- Vitis In-Depth Tutorials☆1,523Jan 29, 2026Updated 2 weeks ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 3 years ago
- Networking Template Library for Vivado HLS☆28Jul 12, 2020Updated 5 years ago
- PyTorch model to RTL flow for low latency inference☆131Mar 15, 2024Updated last year
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆15Mar 1, 2022Updated 3 years ago