definelicht / hlslibLinks
A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
☆327Updated 8 months ago
Alternatives and similar repositories for hlslib
Users that are interested in hlslib are comparing it to the libraries listed below
Sorting:
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆364Updated 8 months ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆201Updated 3 years ago
- Vitis HLS Library for FINN☆207Updated last month
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆174Updated last month
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆281Updated last week
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆223Updated 2 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆304Updated 4 months ago
- Vitis_Accel_Examples☆558Updated last month
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆124Updated 2 years ago
- ☆117Updated 4 years ago
- Recipe for FPGA cooking☆302Updated 11 months ago
- Build Customized FPGA Implementations for Vivado☆340Updated this week
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆382Updated 2 months ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆222Updated 6 years ago
- DPU on PYNQ☆228Updated last month
- SDAccel Development Environment Tutorials☆111Updated 5 years ago
- PandA-bambu public repository☆282Updated 3 weeks ago
- ☆297Updated last month
- 100 Gbps TCP/IP stack for Vitis shells☆218Updated last year
- Train and deploy LUT-based neural networks on FPGAs☆98Updated last year
- Network on Chip Simulator☆287Updated 2 months ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- VNx: Vitis Network Examples☆153Updated 3 weeks ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆137Updated 3 months ago
- ☆47Updated last year
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆200Updated 5 years ago
- A scalable High-Level Synthesis framework on MLIR☆275Updated last year
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆431Updated 5 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆155Updated this week