canteen-man / CNN_FPGA_ZYNQ_PYNQLinks
hls code zynq 7020 pynq z2 CNN
☆85Updated 6 years ago
Alternatives and similar repositories for CNN_FPGA_ZYNQ_PYNQ
Users that are interested in CNN_FPGA_ZYNQ_PYNQ are comparing it to the libraries listed below
Sorting:
- 中文:☆101Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 7 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆180Updated last year
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- The CNN based on the Xilinx Vivado HLS☆36Updated 3 years ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 6 years ago
- ☆46Updated 7 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆71Updated 4 years ago
- FPGA/AES/LeNet/VGG16☆103Updated 6 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 4 years ago
- using xilinx xc6slx45 to implement mnist net☆83Updated 6 years ago
- PYNQ学习资料☆164Updated 5 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆40Updated 4 years ago
- FPGA☆155Updated 11 months ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- ☆52Updated 2 years ago
- 2019 SEU-Xilinx Summer School☆50Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- A DNN Accelerator implemented with RTL.☆64Updated 4 months ago
- Deep Learning Accelerator (Convolution Neural Networks)☆184Updated 7 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 5 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆28Updated 3 years ago
- Convolutional Neural Network RTL-level Design☆55Updated 3 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆38Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago