canteen-man / CNN_FPGA_ZYNQ_PYNQ
hls code zynq 7020 pynq z2 CNN
☆84Updated 6 years ago
Alternatives and similar repositories for CNN_FPGA_ZYNQ_PYNQ:
Users that are interested in CNN_FPGA_ZYNQ_PYNQ are comparing it to the libraries listed below
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆111Updated 7 years ago
- 中文:☆97Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- ☆45Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆86Updated 4 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆94Updated last year
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 4 years ago
- An LeNet RTL implement onto FPGA☆45Updated 6 years ago
- The CNN based on the Xilinx Vivado HLS☆37Updated 3 years ago
- A DNN Accelerator implemented with RTL.☆63Updated 3 months ago
- FPGA/AES/LeNet/VGG16☆102Updated 6 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆175Updated last year
- FPGA☆152Updated 9 months ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆71Updated 4 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- using xilinx xc6slx45 to implement mnist net☆83Updated 6 years ago
- ☆52Updated last year
- PYNQ学习资料☆163Updated 5 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆71Updated 6 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆69Updated 5 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- Pynq computer vision examples with an OV5640 camera☆46Updated 5 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆38Updated 4 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆28Updated 3 years ago
- Zynq-7000 DPU TRD☆44Updated 5 years ago
- Convolutional Neural Network RTL-level Design☆50Updated 3 years ago
- ☆107Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆50Updated 6 years ago