xupsh / pp4fpgas-cnLinks
中文版 Parallel Programming for FPGAs
☆755Updated last year
Alternatives and similar repositories for pp4fpgas-cn
Users that are interested in pp4fpgas-cn are comparing it to the libraries listed below
Sorting:
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆778Updated 5 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆240Updated 4 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆466Updated 7 years ago
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆574Updated 7 years ago
- An open source library for image processing on FPGA.☆611Updated 10 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆877Updated last year
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆369Updated last year
- FPGA Accelerator for CNN using Vivado HLS☆326Updated 4 years ago
- PYNQ学习资料☆172Updated 5 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆274Updated 7 years ago
- ☆227Updated 4 years ago
- HDLBits website practices & solutions☆762Updated last year
- Xilinx FPGA PCIe 保姆级教程 — —基于 PCIe XDMA IP核☆718Updated 2 years ago
- ☆740Updated 4 months ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆246Updated 6 years ago
- Things to learn for new students in the Lab for AI chips and systems of BJTU .☆255Updated last year
- ☆150Updated 3 weeks ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,356Updated 3 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆552Updated 4 years ago
- ☆141Updated 10 years ago
- 在vscode上的数字设计开发插件☆388Updated 2 years ago
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆366Updated 2 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆209Updated 2 years ago
- Implement Tiny YOLO v3 on ZYNQ☆304Updated 7 months ago
- FPGA☆159Updated last year
- 中文:☆105Updated 5 years ago
- Vitis_Accel_Examples☆569Updated 3 months ago
- Python on Zynq FPGA for Convolutional Neural Networks☆624Updated 7 years ago
- ☆454Updated last year
- Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page).☆93Updated 2 years ago