Alternatives and similar repositories for pp4fpgas-cn:

Users that are interested in pp4fpgas-cn are comparing it to the libraries listed below

• xupsh / pp4fpgas-cn-hls
  HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn
  ☆236Updated 4 years ago
• hunterlew / convolution_network_on_FPGA
  CNN acceleration on virtex-7 FPGA with verilog HDL
  ☆444Updated 7 years ago
• QShen3 / CNN-FPGA
  使用Verilog实现的CNN模块，可以方便的在FPGA项目中使用
  ☆549Updated 6 years ago
• WalkerLau / Accelerating-CNN-with-FPGA
  This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.
  ☆761Updated 5 years ago
• LeiWang1999 / ZYNQ-NVDLA
  NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.
  ☆335Updated last year
• cxdzyq1110 / NPU_on_FPGA
  在FPGA上面实现一个NPU计算单元。能够执行矩阵运算（ADD/ADDi/ADDs/MULT/MULTi/DOT等）、图像处理运算（CONV/POOL等）、非线性映射（RELU/TANH/SIGM等）。
  ☆239Updated 6 years ago
• changwoolee / lenet5_hls
  FPGA Accelerator for CNN using Vivado HLS
  ☆317Updated 3 years ago
• WangXuan95 / Xilinx-FPGA-PCIe-XDMA-Tutorial
  Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核
  ☆589Updated last year
• Nitcloud / Digital-IDE
  在vscode上的数字设计开发插件
  ☆372Updated 2 years ago
• dhm2013724 / yolov2_xilinx_fpga
  A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard
  ☆845Updated 9 months ago
• xupsh / Digital-Design-Lab
  ☆218Updated 4 years ago
• louisliuwei / PynqDocs
  PYNQ学习资料
  ☆163Updated 5 years ago
• dtysky / FPGA-Imaging-Library
  An open source library for image processing on FPGA.
  ☆592Updated 9 years ago
• CustomizableComputingLab / CustomizableComputingLab.github.io
  ☆144Updated last week
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆676Updated 5 months ago
• omarelhedaby / CNN-FPGA
  Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database
  ☆499Updated 4 years ago
• ljgibbslf / SM3_core
  ☆141Updated 4 years ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆802Updated 2 months ago
• xiaop1 / Verilog-Practice
  HDLBits website practices & solutions
  ☆733Updated last year
• WangXuan95 / USTC-RVSoC
  An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC，包含一个RV32I CPU、一个简单可扩展的总线、一些外设。
  ☆400Updated last year
• doonny / basic_knowledge
  Things to learn for new students in the Lab for AI chips and systems of BJTU .
  ☆223Updated 6 months ago
• lulinchen / cnn_open
  A hardware implementation of CNN, written by Verilog and synthesized on FPGA
  ☆230Updated 6 years ago
• suisuisi / FPGA_Library
  Vivado诸多IP，包括图像处理等
  ☆207Updated 9 months ago
• WalkerLau / DetectHumanFaces
  Real time face detection based on Arm Cortex-M3 DesignStart and FPGA
  ☆200Updated last year
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,764Updated last month
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,709Updated 2 months ago
• MasLiang / CNN-On-FPGA
  FPGA
  ☆154Updated 10 months ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆432Updated 5 years ago
• aquaxis / IPCORE
  ☆133Updated 10 years ago
• WangXuan95 / BSV_Tutorial_cn
  一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。
  ☆568Updated last year