xupsh / pp4fpgas-cnLinks
中文版 Parallel Programming for FPGAs
☆761Updated last year
Alternatives and similar repositories for pp4fpgas-cn
Users that are interested in pp4fpgas-cn are comparing it to the libraries listed below
Sorting:
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆241Updated 4 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆785Updated 6 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆473Updated 7 years ago
- ☆228Updated 4 years ago
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆580Updated 7 years ago
- HDLBits website practices & solutions☆779Updated 2 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆382Updated 2 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆289Updated 7 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆773Updated 2 years ago
- An open source library for image processing on FPGA.☆624Updated 10 years ago
- FPGA Accelerator for CNN using Vivado HLS☆331Updated 4 years ago
- ☆153Updated 2 months ago
- PYNQ学习资料☆174Updated 6 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆889Updated last year
- 在vscode上的数字设计开发插件☆394Updated 3 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆213Updated 2 years ago
- Things to learn for new students in the Lab for AI chips and systems of BJTU .☆258Updated last year
- ☆141Updated 10 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆249Updated 7 years ago
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆371Updated 2 years ago
- Python on Zynq FPGA for Convolutional Neural Networks☆624Updated 7 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆571Updated 4 years ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,368Updated 3 years ago
- ☆758Updated 2 weeks ago
- Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page).☆93Updated 2 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆127Updated this week
- ☆145Updated 5 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆364Updated 2 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆437Updated 6 years ago
- FPGA project☆237Updated 3 years ago