xupsh / pp4fpgas-cn
中文版 Parallel Programming for FPGAs
☆720Updated 6 months ago
Alternatives and similar repositories for pp4fpgas-cn:
Users that are interested in pp4fpgas-cn are comparing it to the libraries listed below
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆236Updated 3 years ago
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆529Updated 6 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆427Updated 7 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆747Updated 5 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆539Updated last year
- FPGA Accelerator for CNN using Vivado HLS☆311Updated 3 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆327Updated last year
- ☆651Updated 3 months ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆463Updated 4 years ago
- An open source library for image processing on FPGA.☆578Updated 9 years ago
- PYNQ学习资料☆162Updated 5 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆825Updated 7 months ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆219Updated 6 years ago
- ☆214Updated 3 years ago
- Things to learn for new students in the Lab for AI chips and systems of BJTU .☆190Updated 4 months ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆196Updated last year
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆225Updated 6 years ago
- 在vscode上的数字设计开发插件☆357Updated 2 years ago
- ☆140Updated 4 years ago
- ☆139Updated 2 weeks ago
- Vitis_Accel_Examples☆531Updated 2 weeks ago
- HDLBits website practices & solutions☆723Updated last year
- Must-have verilog systemverilog modules☆1,731Updated 4 months ago
- FPGA☆150Updated 8 months ago
- AMBA bus lecture material☆410Updated 5 years ago
- Verilog AXI components for FPGA implementation☆1,633Updated last week
- Verilog AXI stream components for FPGA implementation☆789Updated last week
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆304Updated last year
- Implement Tiny YOLO v3 on ZYNQ☆279Updated 2 years ago
- An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC,包含一个RV32I CPU、一个简单可扩展的总线、一些外设。☆390Updated last year