changwoolee / lenet5_hls
FPGA Accelerator for CNN using Vivado HLS
☆317Updated 3 years ago
Alternatives and similar repositories for lenet5_hls:
Users that are interested in lenet5_hls are comparing it to the libraries listed below
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆181Updated 8 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆111Updated 7 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆442Updated 7 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆176Updated last year
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆229Updated 6 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆235Updated 4 years ago
- FPGA☆153Updated 9 months ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆268Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆84Updated 6 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆140Updated 7 years ago
- ☆246Updated 4 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆334Updated last year
- A convolutional neural network implemented in hardware (verilog)☆157Updated 7 years ago
- Implement Tiny YOLO v3 on ZYNQ☆290Updated last week
- PYNQ学习资料☆163Updated 5 years ago
- 中文 :☆97Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆86Updated 4 years ago
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆545Updated 6 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆149Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆102Updated 6 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆199Updated last year
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆94Updated last year
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆237Updated 6 years ago
- using xilinx xc6slx45 to implement mnist net☆83Updated 6 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆337Updated 3 months ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆303Updated 4 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆178Updated 7 years ago
- DPU on PYNQ☆217Updated last year
- Implementation of CNN using Verilog☆212Updated 7 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆71Updated 6 years ago