changwoolee / lenet5_hlsLinks
FPGA Accelerator for CNN using Vivado HLS
☆324Updated 4 years ago
Alternatives and similar repositories for lenet5_hls
Users that are interested in lenet5_hls are comparing it to the libraries listed below
Sorting:
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆185Updated 8 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆463Updated 7 years ago
- hls code zynq 7020 pynq z2 CNN☆86Updated 6 years ago
- 中文:☆104Updated 5 years ago
- ☆250Updated 5 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆242Updated 6 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆188Updated last year
- PYNQ学习资料☆171Updated 5 years ago
- FPGA☆158Updated last year
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆239Updated 4 years ago
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆574Updated 7 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆74Updated 7 years ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆279Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆142Updated 7 years ago
- using xilinx xc6slx45 to implement mnist net☆83Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆102Updated last year
- Implement Tiny YOLO v3 on ZYNQ☆299Updated 6 months ago
- Implementation of CNN using Verilog☆226Updated 8 years ago
- A convolutional neural network implemented in hardware (verilog)☆163Updated 8 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆366Updated last year
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆332Updated 6 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆194Updated 7 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆71Updated 6 years ago
- DPU on PYNQ☆228Updated 2 months ago
- An LeNet RTL implement onto FPGA☆50Updated 7 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆778Updated 5 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆161Updated 6 years ago