changwoolee / lenet5_hls
FPGA Accelerator for CNN using Vivado HLS
☆300Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for lenet5_hls
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆174Updated 7 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆106Updated 7 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆407Updated 6 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆161Updated 8 months ago
- FPGA☆141Updated 4 months ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆215Updated 5 years ago
- 中文:☆92Updated 4 years ago
- ☆242Updated 4 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆235Updated 3 years ago
- hls code zynq 7020 pynq z2 CNN☆77Updated 5 years ago
- A convolutional neural network implemented in hardware (verilog)☆152Updated 7 years ago
- PYNQ学习资料☆159Updated 4 years ago
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆498Updated 6 years ago
- Implement Tiny YOLO v3 on ZYNQ☆257Updated 2 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆136Updated 6 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆308Updated 10 months ago
- Convolutional Neural Network Using High Level Synthesis☆83Updated 4 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆261Updated 4 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆90Updated 11 months ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆302Updated 4 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆189Updated last year
- Deep Learning Accelerator (Convolution Neural Networks)☆166Updated 6 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆130Updated last year
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆199Updated 6 years ago
- Implementation of CNN using Verilog☆190Updated 7 years ago
- using xilinx xc6slx45 to implement mnist net☆80Updated 6 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆308Updated 2 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆323Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆88Updated 6 years ago
- Vitis HLS Library for FINN☆181Updated this week