FPGA Accelerator for CNN using Vivado HLS
☆336Oct 25, 2021Updated 4 years ago
Alternatives and similar repositories for lenet5_hls
Users that are interested in lenet5_hls are comparing it to the libraries listed below
Sorting:
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆116Jun 24, 2017Updated 8 years ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,368Feb 14, 2022Updated 4 years ago
- Convolutional Neural Network Using High Level Synthesis☆90Sep 23, 2020Updated 5 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆787Dec 10, 2019Updated 6 years ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆768May 26, 2017Updated 8 years ago
- hls code zynq 7020 pynq z2 CNN☆89Mar 15, 2019Updated 6 years ago
- The CNN based on the Xilinx Vivado HLS☆37Oct 27, 2021Updated 4 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆896Jul 29, 2024Updated last year
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆336Jul 9, 2019Updated 6 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆376Jan 20, 2025Updated last year
- Python on Zynq FPGA for Convolutional Neural Networks☆624May 15, 2018Updated 7 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53May 29, 2018Updated 7 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆186Jan 28, 2017Updated 9 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆283Dec 5, 2019Updated 6 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆204Nov 14, 2021Updated 4 years ago
- 使用Verilog实现的CNN模块，可以方便的在FPGA项目中使用☆582Jun 18, 2018Updated 7 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆195Mar 20, 2024Updated last year
- Convolutional Neural Net written for implementation on an FPGA☆21Jun 26, 2017Updated 8 years ago
- 中文版 Parallel Programming for FPGAs☆761Aug 21, 2024Updated last year
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Nov 25, 2018Updated 7 years ago
- 中文：☆109Nov 29, 2019Updated 6 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆475Feb 27, 2018Updated 8 years ago
- ☆250Oct 13, 2020Updated 5 years ago
- Machine learning on FPGAs using HLS☆1,824Updated this week
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆241Apr 12, 2021Updated 4 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107May 5, 2018Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆105Dec 14, 2023Updated 2 years ago
- MTCNN with convolution reprogramed in c☆14Jul 25, 2019Updated 6 years ago
- ☆91Apr 15, 2020Updated 5 years ago
- FPGA and GPU acceleration of LeNet5☆35Jul 9, 2019Updated 6 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆335Jan 20, 2025Updated last year
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Jun 3, 2019Updated 6 years ago
- This project implemented an unoptimized simple convolutional neural network in ZYNQ's PL and realized data transmission through axidma dr…☆12Aug 5, 2018Updated 7 years ago
- Quantized Neural Networks (QNNs) on PYNQ☆704Jan 4, 2022Updated 4 years ago
- Dataflow compiler for QNN inference on FPGAs☆950Updated this week
- ☆48May 21, 2018Updated 7 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs (FPGA'17)☆311Nov 16, 2020Updated 5 years ago
- PYNQ, Neural network Language model, Overlay☆112Apr 26, 2019Updated 6 years ago
- ☆141Oct 24, 2018Updated 7 years ago