changwoolee / lenet5_hls
FPGA Accelerator for CNN using Vivado HLS
☆311Updated 3 years ago
Alternatives and similar repositories for lenet5_hls:
Users that are interested in lenet5_hls are comparing it to the libraries listed below
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆177Updated 8 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆108Updated 7 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆423Updated 7 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆170Updated 11 months ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆322Updated last year
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆220Updated 6 years ago
- 中文:☆95Updated 5 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆138Updated 6 years ago
- hls code zynq 7020 pynq z2 CNN☆79Updated 5 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆236Updated 3 years ago
- ☆245Updated 4 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆175Updated 7 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆263Updated 5 years ago
- PYNQ学习资料☆160Updated 5 years ago
- FPGA☆148Updated 8 months ago
- A convolutional neural network implemented in hardware (verilog)☆156Updated 7 years ago
- Implement Tiny YOLO v3 on ZYNQ☆278Updated 2 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆135Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆95Updated 6 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆303Updated 4 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆90Updated last year
- Convolutional Neural Network Using High Level Synthesis☆84Updated 4 years ago
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆525Updated 6 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆217Updated 6 years ago
- Implementation of CNN using Verilog☆207Updated 7 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆136Updated last year
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆69Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆183Updated last year
- using xilinx xc6slx45 to implement mnist net☆83Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆69Updated 6 years ago