FPGA Accelerator for CNN using Vivado HLS
☆340Oct 25, 2021Updated 4 years ago
Alternatives and similar repositories for lenet5_hls
Users that are interested in lenet5_hls are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆116Jun 24, 2017Updated 9 years ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,389Feb 14, 2022Updated 4 years ago
- hls code zynq 7020 pynq z2 CNN☆92Mar 15, 2019Updated 7 years ago
- Convolutional Neural Network Using High Level Synthesis☆88Sep 23, 2020Updated 5 years ago
- The CNN based on the Xilinx Vivado HLS☆37Oct 27, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆792Dec 10, 2019Updated 6 years ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆777May 26, 2017Updated 9 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆924Jul 29, 2024Updated 2 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆338Jul 9, 2019Updated 7 years ago
- Convolutional Neural Net written for implementation on an FPGA☆21Jun 26, 2017Updated 9 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆387Jan 20, 2025Updated last year
- Python on Zynq FPGA for Convolutional Neural Networks☆625May 15, 2018Updated 8 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆187Jan 28, 2017Updated 9 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53May 29, 2018Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆208Nov 14, 2021Updated 4 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆292Dec 5, 2019Updated 6 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆488Feb 27, 2018Updated 8 years ago
- 使用Verilog实现的CNN模块，可以方便的在FPGA项目中使用☆591Jun 18, 2018Updated 8 years ago
- 中文：☆110Nov 29, 2019Updated 6 years ago
- This project implemented an unoptimized simple convolutional neural network in ZYNQ's PL and realized data transmission through axidma dr…☆12Aug 5, 2018Updated 8 years ago
- 中文版 Parallel Programming for FPGAs☆773Aug 21, 2024Updated 2 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆199Mar 20, 2024Updated 2 years ago
- FPGA and GPU acceleration of LeNet5☆36Jul 9, 2019Updated 7 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Nov 25, 2018Updated 7 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Jun 3, 2019Updated 7 years ago
- Machine learning on FPGAs using HLS☆2,133Updated this week
- ☆92Apr 15, 2020Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆107Dec 14, 2023Updated 2 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆74Jun 11, 2019Updated 7 years ago
- ☆253Oct 13, 2020Updated 5 years ago
- Dataflow compiler for QNN inference on FPGAs☆1,049Updated this week
- MTCNN with convolution reprogramed in c☆14Jul 25, 2019Updated 7 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- FPGA/AES/LeNet/VGG16☆109Sep 9, 2018Updated 7 years ago
- ☆49May 21, 2018Updated 8 years ago
- Quantized Neural Networks (QNNs) on PYNQ☆705Jan 4, 2022Updated 4 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆38Jul 22, 2020Updated 6 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆343Jan 20, 2025Updated last year
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33May 30, 2019Updated 7 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆158Jan 23, 2020Updated 6 years ago