changwoolee / lenet5_hlsLinks
FPGA Accelerator for CNN using Vivado HLS
☆326Updated 4 years ago
Alternatives and similar repositories for lenet5_hls
Users that are interested in lenet5_hls are comparing it to the libraries listed below
Sorting:
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆186Updated 8 years ago
- hls code zynq 7020 pynq z2 CNN☆88Updated 6 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆465Updated 7 years ago
- 中文:☆105Updated 5 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆189Updated last year
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆244Updated 6 years ago
- PYNQ学习资料☆172Updated 5 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆240Updated 4 years ago
- ☆250Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆103Updated last year
- FPGA implementation of Cellular Neural Network (CNN)☆141Updated 7 years ago
- FPGA☆159Updated last year
- FPGA/AES/LeNet/VGG16☆109Updated 7 years ago
- Implement Tiny YOLO v3 on ZYNQ☆304Updated 7 months ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆368Updated last year
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆280Updated 5 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆74Updated 7 years ago
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆574Updated 7 years ago
- A convolutional neural network implemented in hardware (verilog)☆164Updated 8 years ago
- Implementation of CNN using Verilog☆230Updated 8 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆195Updated 7 years ago
- Convolutional Neural Network Using High Level Synthesis☆89Updated 5 years ago
- using xilinx xc6slx45 to implement mnist net☆83Updated 7 years ago
- An LeNet RTL implement onto FPGA☆50Updated 7 years ago
- ☆48Updated 7 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs (FPGA'17)☆311Updated 5 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆161Updated 6 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆435Updated 5 years ago