changwoolee / lenet5_hls
FPGA Accelerator for CNN using Vivado HLS
☆315Updated 3 years ago
Alternatives and similar repositories for lenet5_hls:
Users that are interested in lenet5_hls are comparing it to the libraries listed below
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆110Updated 7 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆179Updated 8 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆226Updated 6 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆172Updated last year
- FPGA☆152Updated 9 months ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆437Updated 7 years ago
- hls code zynq 7020 pynq z2 CNN☆81Updated 6 years ago
- A convolutional neural network implemented in hardware (verilog)☆157Updated 7 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆139Updated 7 years ago
- ☆247Updated 4 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆234Updated 3 years ago
- Implement Tiny YOLO v3 on ZYNQ☆286Updated 2 years ago
- 中文:☆97Updated 5 years ago
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆539Updated 6 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆331Updated last year
- FPGA accelerated TinyYOLO v2 object detection neural network☆71Updated 6 years ago
- Implementation of CNN using Verilog☆209Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆93Updated last year
- A FPGA Based CNN accelerator, following Google's TPU V1.☆144Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆85Updated 4 years ago
- Python on Zynq FPGA for Convolutional Neural Networks☆611Updated 6 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆179Updated 7 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆266Updated 5 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆304Updated 4 years ago
- FPGA/AES/LeNet/VGG16☆99Updated 6 years ago
- DPU on PYNQ☆216Updated last year
- PYNQ学习资料☆163Updated 5 years ago
- using xilinx xc6slx45 to implement mnist net☆83Updated 6 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆324Updated 5 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆140Updated last year