Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".
☆208Nov 14, 2021Updated 4 years ago
Alternatives and similar repositories for hls_tutorial_examples
Users that are interested in hls_tutorial_examples are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆343Jan 20, 2025Updated last year
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆387Jan 20, 2025Updated last year
- ☆804Jul 13, 2026Updated last month
- FPGA acceleration of arbitrary precision floating point computations.☆41May 17, 2022Updated 4 years ago
- ☆52Mar 31, 2026Updated 5 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Try the active community-maintained version with binary releases at https://github.com/tuna/tapa . This is the UCLA publication version.☆193Aug 11, 2026Updated 2 weeks ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33May 30, 2019Updated 7 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆118Feb 22, 2021Updated 5 years ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆906Jan 16, 2026Updated 7 months ago
- Convolutional Neural Network Using High Level Synthesis☆88Sep 23, 2020Updated 5 years ago
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆15Mar 1, 2022Updated 4 years ago
- Vitis HLS Library for FINN☆227May 27, 2026Updated 3 months ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆338Jul 9, 2019Updated 7 years ago
- ☆30Apr 26, 2019Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- HLS-based Graph Processing Framework on FPGAs☆151Oct 11, 2022Updated 3 years ago
- Vitis Libraries☆1,123Jun 24, 2026Updated 2 months ago
- A scalable High-Level Synthesis framework on MLIR☆301May 15, 2024Updated 2 years ago
- FPGA version of Rodinia in HLS C/C++☆44Dec 24, 2020Updated 5 years ago
- FPGA Accelerator for CNN using Vivado HLS☆340Oct 25, 2021Updated 4 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆173Nov 7, 2023Updated 2 years ago
- ☆74Feb 16, 2023Updated 3 years ago
- Machine learning on FPGAs using HLS☆2,120Updated this week
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆49Jul 24, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 5 years ago
- ☆11Jan 25, 2023Updated 3 years ago
- ACM TODAES Best Paper Award, 2022☆35Oct 24, 2023Updated 2 years ago
- Vitis In-Depth Tutorials☆1,607Aug 18, 2026Updated 2 weeks ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆244Dec 8, 2022Updated 3 years ago
- Vitis_Accel_Examples☆604Jun 15, 2026Updated 2 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆95Aug 11, 2026Updated 3 weeks ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆104Sep 27, 2024Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆65Nov 7, 2019Updated 6 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆292Dec 5, 2019Updated 6 years ago
- Vitis HLS LLVM source code and examples☆414Aug 4, 2026Updated 3 weeks ago
- A floating-point matrix multiplication implemented in hardware☆32Jan 5, 2021Updated 5 years ago
- ☆51Nov 23, 2023Updated 2 years ago
- The Shang high-level synthesis framework☆120May 29, 2014Updated 12 years ago
- ☆246Jun 21, 2022Updated 4 years ago