spcl / hls_tutorial_examplesLinks
Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".
☆200Updated 3 years ago
Alternatives and similar repositories for hls_tutorial_examples
Users that are interested in hls_tutorial_examples are comparing it to the libraries listed below
Sorting:
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆319Updated 5 months ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆347Updated 5 months ago
- Vitis HLS Library for FINN☆198Updated 2 weeks ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆172Updated this week
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- ☆94Updated last year
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆274Updated 2 months ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆215Updated 6 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆143Updated this week
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆153Updated 2 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆111Updated 6 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆132Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆110Updated last week
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆81Updated last month
- SDAccel Development Environment Tutorials☆109Updated 5 years ago
- Repository to host and maintain scale-sim-v2 code☆302Updated 2 months ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆69Updated 6 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆30Updated 5 years ago
- ☆118Updated 3 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- DPU on PYNQ☆222Updated last year
- Deep Learning Accelerator (Convolution Neural Networks)☆186Updated 7 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆92Updated 8 months ago
- Dataflow QNN inference accelerator examples on FPGAs☆218Updated 3 months ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆48Updated 11 months ago