spcl / hls_tutorial_examplesLinks
Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".
☆199Updated 3 years ago
Alternatives and similar repositories for hls_tutorial_examples
Users that are interested in hls_tutorial_examples are comparing it to the libraries listed below
Sorting:
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆345Updated 4 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆319Updated 4 months ago
- Vitis HLS Library for FINN☆197Updated last week
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆170Updated this week
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆143Updated this week
- Benchmarks for Accelerator Design and Customized Architectures☆122Updated 5 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆269Updated last month
- ☆93Updated 11 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆152Updated 2 years ago
- SDAccel Development Environment Tutorials☆109Updated 5 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆216Updated 6 years ago
- ☆119Updated 3 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆129Updated last week
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 10 months ago
- ☆86Updated last year
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆91Updated 8 months ago
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆40Updated 10 months ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆69Updated 6 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆237Updated 2 years ago
- IC implementation of TPU☆125Updated 5 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆217Updated 2 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆79Updated last week
- A pre-RTL, power-performance model for fixed-function accelerators☆176Updated last year
- VNx: Vitis Network Examples☆149Updated 10 months ago
- Vitis_Accel_Examples☆540Updated 3 weeks ago
- ☆126Updated 6 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago