Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".
☆204Nov 14, 2021Updated 4 years ago
Alternatives and similar repositories for hls_tutorial_examples
Users that are interested in hls_tutorial_examples are comparing it to the libraries listed below
Sorting:
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆335Jan 20, 2025Updated last year
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆376Jan 20, 2025Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆182Aug 16, 2025Updated 6 months ago
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- ☆762Jan 22, 2026Updated last month
- ☆45Updated this week
- Vitis HLS Library for FINN☆215Updated this week
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆879Jan 16, 2026Updated last month
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 5 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆336Jul 9, 2019Updated 6 years ago
- ☆30Apr 26, 2019Updated 6 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆114Feb 22, 2021Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆90Sep 23, 2020Updated 5 years ago
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆15Mar 1, 2022Updated 3 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Nov 7, 2023Updated 2 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆48Jul 24, 2024Updated last year
- Vitis Libraries☆1,071Feb 10, 2026Updated 2 weeks ago
- ☆72Feb 16, 2023Updated 3 years ago
- HLS-based Graph Processing Framework on FPGAs☆149Oct 11, 2022Updated 3 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33May 30, 2019Updated 6 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- Vitis_Accel_Examples☆584Dec 17, 2025Updated 2 months ago
- Machine learning on FPGAs using HLS☆1,812Updated this week
- A scalable High-Level Synthesis framework on MLIR☆289May 15, 2024Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Sep 27, 2024Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Jul 26, 2024Updated last year
- A collection of URLs related to High Level Synthesis (HLS).☆13Jun 26, 2021Updated 4 years ago
- FPGA Accelerator for CNN using Vivado HLS☆333Oct 25, 2021Updated 4 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆239Dec 8, 2022Updated 3 years ago
- FPGA version of Rodinia in HLS C/C++☆40Dec 24, 2020Updated 5 years ago
- Vitis In-Depth Tutorials☆1,529Jan 29, 2026Updated last month
- A floating-point matrix multiplication implemented in hardware☆32Jan 5, 2021Updated 5 years ago
- AMD University Program HLS tutorial☆123Oct 28, 2024Updated last year
- ☆47Nov 23, 2023Updated 2 years ago
- ☆10Jan 25, 2023Updated 3 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Aug 18, 2017Updated 8 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Dec 20, 2022Updated 3 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆341Apr 20, 2024Updated last year
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Jun 11, 2024Updated last year