spcl / hls_tutorial_examplesLinks
Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".
☆201Updated 3 years ago
Alternatives and similar repositories for hls_tutorial_examples
Users that are interested in hls_tutorial_examples are comparing it to the libraries listed below
Sorting:
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆328Updated 8 months ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆366Updated 8 months ago
- Vitis HLS Library for FINN☆208Updated this week
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆174Updated last month
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆282Updated 2 weeks ago
- Train and deploy LUT-based neural networks on FPGAs☆99Updated last year
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆157Updated this week
- AutoSA: Polyhedral-Based Systolic Array Compiler☆225Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 3 months ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- SDAccel Development Environment Tutorials☆111Updated 5 years ago
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆89Updated last week
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆69Updated 6 years ago
- PyTorch model to RTL flow for low latency inference☆131Updated last year
- Benchmarks for Accelerator Design and Customized Architectures☆129Updated 5 years ago
- Library of approximate arithmetic circuits☆55Updated 3 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆201Updated 5 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆125Updated 2 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Updated 5 years ago
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆40Updated last year
- A DSL for Systolic Arrays☆81Updated 6 years ago
- IC implementation of TPU☆132Updated 5 years ago
- PandA-bambu public repository☆289Updated this week
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆224Updated 6 years ago
- ☆117Updated 4 years ago
- HLS-based Graph Processing Framework on FPGAs☆149Updated 2 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- DPU on PYNQ☆228Updated last month