A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC
☆28May 11, 2022Updated 4 years ago
Alternatives and similar repositories for SJTU_microe
Users that are interested in SJTU_microe are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆23Oct 26, 2022Updated 4 years ago
- ☆20Mar 16, 2022Updated 4 years ago
- ☆27Nov 4, 2022Updated 3 years ago
- ☆18Nov 20, 2022Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆38Jul 8, 2020Updated 6 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- The second place winner for DAC-SDC 2020☆101Apr 23, 2022Updated 4 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆120Feb 22, 2021Updated 5 years ago
- ☆12Apr 15, 2024Updated 2 years ago
- ☆18Jun 13, 2022Updated 4 years ago
- DAC System Design Contest 2020☆30Jun 11, 2020Updated 6 years ago
- ☆246Jun 21, 2022Updated 4 years ago
- ☆35Mar 1, 2019Updated 7 years ago
- ☆16Apr 10, 2023Updated 3 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆92May 25, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆62Sep 22, 2022Updated 4 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆68Jul 28, 2021Updated 5 years ago
- [TCAD 2021] Block Convolution: Towards Memory-Efficient Inference of Large-Scale CNNs on FPGA☆17Jul 7, 2022Updated 4 years ago
- 2020 xilinx summer school☆20Aug 13, 2020Updated 6 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆292Dec 5, 2019Updated 6 years ago
- ☆35Jul 24, 2019Updated 7 years ago
- ☆28Nov 5, 2021Updated 4 years ago
- 可运行☆40Jul 1, 2022Updated 4 years ago
- ☆32Mar 31, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SAMO: Streaming Architecture Mapping Optimisation☆36Oct 4, 2023Updated 3 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 5 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Nov 25, 2018Updated 7 years ago
- Open Source Projects from Pallas Lab☆21Oct 10, 2021Updated 5 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33May 30, 2019Updated 7 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆107Sep 27, 2024Updated 2 years ago
- ☆24Oct 7, 2021Updated 5 years ago
- ☆20Mar 21, 2023Updated 3 years ago
- ☆25Dec 3, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The solution of the third prize of FPGA track in 2020 Low-Power Computer Vision Challenge☆10Aug 20, 2020Updated 6 years ago
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆20Apr 9, 2024Updated 2 years ago
- ☆74Mar 22, 2020Updated 6 years ago
- This repository contains source code for CNN layers of ALexNet using Xilinx HLS Vivado.☆10Jun 25, 2022Updated 4 years ago
- ☆24Sep 17, 2024Updated 2 years ago
- ☆40Mar 11, 2019Updated 7 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆23Jul 26, 2024Updated 2 years ago