A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC
☆28May 11, 2022Updated 4 years ago
Alternatives and similar repositories for SJTU_microe
Users that are interested in SJTU_microe are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆22Oct 26, 2022Updated 3 years ago
- ☆19Mar 16, 2022Updated 4 years ago
- ☆17Nov 20, 2022Updated 3 years ago
- ☆26Nov 4, 2022Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Jul 8, 2020Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- The second place winner for DAC-SDC 2020☆101Apr 23, 2022Updated 4 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆116Feb 22, 2021Updated 5 years ago
- ☆17Jun 13, 2022Updated 3 years ago
- ☆35Mar 1, 2019Updated 7 years ago
- ☆245Jun 21, 2022Updated 3 years ago
- ☆11Apr 15, 2024Updated 2 years ago
- DAC System Design Contest 2020☆29Jun 11, 2020Updated 5 years ago
- ☆16Apr 10, 2023Updated 3 years ago
- ☆62Sep 22, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆63Jul 28, 2021Updated 4 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93May 25, 2019Updated 6 years ago
- [TCAD 2021] Block Convolution: Towards Memory-Efficient Inference of Large-Scale CNNs on FPGA☆17Jul 7, 2022Updated 3 years ago
- ☆32Mar 31, 2025Updated last year
- a project build the SSD net in pynq-z2☆15Aug 1, 2020Updated 5 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆100Sep 27, 2024Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 5 years ago
- ☆19Mar 21, 2023Updated 3 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33May 30, 2019Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆19Apr 9, 2024Updated 2 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆287Dec 5, 2019Updated 6 years ago
- FPGA acceleration of arbitrary precision floating point computations.