A directory of Western Digital’s RISC-V SweRV Cores
☆883Mar 26, 2020Updated 6 years ago
Alternatives and similar repositories for swerv_eh1
Users that are interested in swerv_eh1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆205Dec 3, 2020Updated 5 years ago
- VeeR EH1 core☆972Jul 16, 2026Updated 2 months ago
- FPGA reference design for the the Swerv EH1 Core☆71Dec 10, 2019Updated 6 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,144Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,004Nov 15, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,306Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,389Sep 7, 2026Updated 3 weeks ago
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 3 years ago
- Rocket Chip Generator☆3,878Sep 13, 2026Updated 3 weeks ago
- An open standard Cache Coherent Fabric Interface repository☆66Dec 6, 2019Updated 6 years ago
- RISC-V Formal Verification Framework☆634Apr 6, 2022Updated 4 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,620Sep 4, 2026Updated last month
- VeeR EL2 Core☆345Updated this week
- RISC-V CPU Core☆452Jun 24, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Random instruction generator for RISC-V processor verification☆1,359Sep 21, 2026Updated 2 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,283Sep 27, 2026Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,255Sep 11, 2026Updated 3 weeks ago
- Source files for SiFive's Freedom platforms☆1,147Jul 17, 2026Updated 2 months ago
- VeeR EH2 core☆280Sep 28, 2026Updated last week
- An open-source microcontroller system based on RISC-V☆1,070Feb 6, 2024Updated 2 years ago
- RTL, Cmodel, and testbench for NVDLA☆2,173Mar 2, 2022Updated 4 years ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,077Updated this week
- GPGPU microprocessor architecture☆2,225Nov 8, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆239Aug 25, 2020Updated 6 years ago
- A small, light weight, RISC CPU soft core☆1,588Sep 16, 2026Updated 2 weeks ago
- SERV - The SErial RISC-V CPU☆1,896Aug 25, 2026Updated last month
- The OpenPiton Platform☆831Feb 25, 2026Updated 7 months ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,209Updated this week
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆383Oct 19, 2023Updated 2 years ago
- A Linux-capable RISC-V multicore for and by the world☆836Updated this week
- mor1kx - an OpenRISC 1000 processor IP core☆592Jun 6, 2026Updated 3 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,469Sep 25, 2026Updated last week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- FuseSoC-based SoC for VeeR EH1 and EL2☆344Dec 11, 2024Updated last year
- Open Processor Architecture☆26Apr 7, 2016Updated 10 years ago
- An open source GPU based off of the AMD Southern Islands ISA.☆1,421Aug 18, 2025Updated last year
- Yosys Open SYnthesis Suite☆4,789Updated this week
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 3 years ago
- RISC-V Cores, SoC platforms and SoCs☆929Mar 26, 2021Updated 5 years ago
- educational microarchitectures for risc-v isa☆757Sep 1, 2025Updated last year