westerndigitalcorporation / swerv_eh1Links
A directory of Western Digital’s RISC-V SweRV Cores
☆872Updated 5 years ago
Alternatives and similar repositories for swerv_eh1
Users that are interested in swerv_eh1 are comparing it to the libraries listed below
Sorting:
- VeeR EH1 core☆889Updated 2 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆550Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,110Updated 3 months ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated last month
- The root repo for lowRISC project and FPGA demos.☆602Updated 2 years ago
- RISC-V Formal Verification Framework☆608Updated 3 years ago
- The OpenPiton Platform☆725Updated this week
- Random instruction generator for RISC-V processor verification☆1,153Updated 2 months ago
- Support for Rocket Chip on Zynq FPGAs☆410Updated 6 years ago
- RISC-V Cores, SoC platforms and SoCs☆896Updated 4 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆439Updated 3 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,615Updated last week
- educational microarchitectures for risc-v isa☆718Updated 5 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆929Updated 9 months ago
- A Linux-capable RISC-V multicore for and by the world☆722Updated last week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆510Updated 9 months ago
- RISC-V CPU Core☆370Updated 2 months ago
- ☆243Updated 2 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆323Updated 8 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆598Updated 2 weeks ago
- A small, light weight, RISC CPU soft core☆1,451Updated 2 weeks ago
- ☆587Updated this week
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆274Updated 5 years ago
- Bus bridges and other odds and ends☆583Updated 4 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,325Updated last week
- Common SystemVerilog components☆649Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆523Updated 3 weeks ago
- VeeR EL2 Core☆294Updated 2 weeks ago
- Flexible Intermediate Representation for RTL☆747Updated last year
- Linux on LiteX-VexRiscv☆654Updated last month