A directory of Western Digital’s RISC-V SweRV Cores
☆882Mar 26, 2020Updated 6 years ago
Alternatives and similar repositories for swerv_eh1
Users that are interested in swerv_eh1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆205Dec 3, 2020Updated 5 years ago
- VeeR EH1 core☆945May 29, 2023Updated 3 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Dec 10, 2019Updated 6 years ago
- VeeR EL2 Core☆338May 22, 2026Updated last week
- Random instruction generator for RISC-V processor verification☆1,303Apr 3, 2026Updated last month
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- RISC-V CPU Core☆432Jun 24, 2025Updated 11 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆981Nov 15, 2024Updated last year
- ☆265Dec 22, 2022Updated 3 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,947Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,235Apr 17, 2026Updated last month
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 2 years ago
- RTL, Cmodel, and testbench for NVDLA☆2,093Mar 2, 2022Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,165Jun 27, 2024Updated last year
- Rocket Chip Generator☆3,778Apr 21, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,556May 12, 2026Updated 2 weeks ago
- An open-source microcontroller system based on RISC-V☆1,036Feb 6, 2024Updated 2 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆235Aug 25, 2020Updated 5 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,883May 7, 2026Updated 3 weeks ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,164Mar 11, 2026Updated 2 months ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,843Mar 24, 2021Updated 5 years ago
- The OpenPiton Platform☆792Feb 25, 2026Updated 3 months ago
- RISC-V Formal Verification Framework☆631Apr 6, 2022Updated 4 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,146Feb 11, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V Cores, SoC platforms and SoCs☆929Mar 26, 2021Updated 5 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,584May 19, 2026Updated last week
- OmniXtend cache coherence protocol☆85Jun 10, 2025Updated 11 months ago
- An open source GPU based off of the AMD Southern Islands ISA.☆1,371Aug 18, 2025Updated 9 months ago
- educational microarchitectures for risc-v isa☆746Sep 1, 2025Updated 8 months ago
- An open standard Cache Coherent Fabric Interface repository☆66Dec 6, 2019Updated 6 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆376Updated this week
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆291Jul 28, 2020Updated 5 years ago
- pulp_soc is the core building component of PULP based SoCs☆84Mar 10, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- OpenTitan: Open source silicon root of trust☆3,414Updated this week
- SERV - The SErial RISC-V CPU☆1,806Feb 19, 2026Updated 3 months ago
- A small, light weight, RISC CPU soft core☆1,544Dec 8, 2025Updated 5 months ago
- GPGPU microprocessor architecture☆2,191Nov 8, 2024Updated last year
- ☆10Nov 8, 2019Updated 6 years ago
- IC design and development should be faster，simpler and more reliable☆1,996Dec 31, 2021Updated 4 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,270May 19, 2026Updated last week