A directory of Western Digital’s RISC-V SweRV Cores
☆882Mar 26, 2020Updated 5 years ago
Alternatives and similar repositories for swerv_eh1
Users that are interested in swerv_eh1 are comparing it to the libraries listed below
Sorting:
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆202Dec 3, 2020Updated 5 years ago
- VeeR EH1 core☆929May 29, 2023Updated 2 years ago
- FPGA reference design for the the Swerv EH1 Core☆72Dec 10, 2019Updated 6 years ago
- RISC-V CPU Core☆414Jun 24, 2025Updated 8 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆964Nov 15, 2024Updated last year
- VeeR EL2 Core☆321Updated this week
- Random instruction generator for RISC-V processor verification☆1,259Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 9 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,837Updated this week
- The root repo for lowRISC project and FPGA demos.☆602Aug 3, 2023Updated 2 years ago
- ☆258Dec 22, 2022Updated 3 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year
- RTL, Cmodel, and testbench for NVDLA☆2,027Mar 2, 2022Updated 4 years ago
- The OpenPiton Platform☆774Feb 25, 2026Updated last week
- Rocket Chip Generator☆3,705Feb 25, 2026Updated last week
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆226Aug 25, 2020Updated 5 years ago
- An open-source microcontroller system based on RISC-V☆1,012Feb 6, 2024Updated 2 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,785Feb 17, 2026Updated 2 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,048Feb 11, 2026Updated 3 weeks ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,090Feb 5, 2026Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Feb 25, 2026Updated last week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,498Jan 7, 2026Updated 2 months ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,815Mar 24, 2021Updated 4 years ago
- RISC-V Formal Verification Framework☆624Apr 6, 2022Updated 3 years ago
- educational microarchitectures for risc-v isa☆741Sep 1, 2025Updated 6 months ago
- RISC-V Cores, SoC platforms and SoCs☆915Mar 26, 2021Updated 4 years ago
- OmniXtend cache coherence protocol☆82Jun 10, 2025Updated 9 months ago
- An open source GPU based off of the AMD Southern Islands ISA.☆1,342Aug 18, 2025Updated 6 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆287Jul 28, 2020Updated 5 years ago
- SERV - The SErial RISC-V CPU☆1,761Feb 19, 2026Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆771Feb 9, 2026Updated last month
- Test suite designed to check compliance with the SystemVerilog standard.☆364Updated this week
- ☆16May 10, 2019Updated 6 years ago
- pulp_soc is the core building component of PULP based SoCs☆83Mar 10, 2025Updated last year
- An open standard Cache Coherent Fabric Interface repository☆66Dec 6, 2019Updated 6 years ago
- GPGPU microprocessor architecture☆2,180Nov 8, 2024Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- Tile based architecture designed for computing efficiency, scalability and generality☆279Feb 20, 2026Updated 2 weeks ago
- A small, light weight, RISC CPU soft core☆1,514Dec 8, 2025Updated 3 months ago