Alternatives and similar repositories for swerv_eh1

Users that are interested in swerv_eh1 are comparing it to the libraries listed below

• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆885Updated 2 years ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆674Updated 3 weeks ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,101Updated 2 months ago
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆549Updated 2 weeks ago
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆723Updated 2 weeks ago
• lowRISC / lowrisc-chip
  The root repo for lowRISC project and FPGA demos.
  ☆602Updated 2 years ago
• ucb-bar / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆411Updated 6 years ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆719Updated 3 months ago
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆895Updated 4 years ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,600Updated last week
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆607Updated 3 years ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆436Updated 2 months ago
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,146Updated 2 months ago
• RoaLogic / RV12
  RISC-V CPU Core
  ☆363Updated last month
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆718Updated 5 months ago
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆925Updated 8 months ago
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆654Updated last month
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆278Updated 11 months ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆595Updated this week
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆516Updated 5 months ago
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆748Updated 11 months ago
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆321Updated 7 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆577Updated 3 months ago
• chipsalliance / Cores-VeeR-EH2
  ☆240Updated 2 years ago
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆431Updated last month
• riscv-non-isa / riscv-arch-test
  ☆580Updated last week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆642Updated last week
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆273Updated 5 years ago
• pulp-platform / pulp
  This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…
  ☆506Updated 8 months ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,439Updated 6 months ago