A directory of Western Digital’s RISC-V SweRV Cores
☆882Mar 26, 2020Updated 6 years ago
Alternatives and similar repositories for swerv_eh1
Users that are interested in swerv_eh1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆205Dec 3, 2020Updated 5 years ago
- VeeR EH1 core☆957Jul 16, 2026Updated 2 weeks ago
- FPGA reference design for the the Swerv EH1 Core☆71Dec 10, 2019Updated 6 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,043Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆991Nov 15, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,270May 29, 2026Updated 2 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,290Jun 27, 2024Updated 2 years ago
- The root repo for lowRISC project and FPGA demos.☆602Aug 3, 2023Updated 2 years ago
- Rocket Chip Generator☆3,829Jun 2, 2026Updated last month
- An open standard Cache Coherent Fabric Interface repository☆66Dec 6, 2019Updated 6 years ago
- RISC-V Formal Verification Framework☆633Apr 6, 2022Updated 4 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,589May 12, 2026Updated 2 months ago
- VeeR EL2 Core☆343Updated this week
- RISC-V CPU Core☆443Jun 24, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Random instruction generator for RISC-V processor verification☆1,332Apr 3, 2026Updated 3 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,206Feb 11, 2026Updated 5 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,201Jul 22, 2026Updated last week
- Source files for SiFive's Freedom platforms☆1,145Jul 17, 2026Updated last week
- An open-source microcontroller system based on RISC-V☆1,056Feb 6, 2024Updated 2 years ago
- VeeR EH2 core☆274Jul 20, 2026Updated last week
- RTL, Cmodel, and testbench for NVDLA☆2,129Mar 2, 2022Updated 4 years ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆1,989Updated this week
- GPGPU microprocessor architecture☆2,211Nov 8, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆236Aug 25, 2020Updated 5 years ago
- A small, light weight, RISC CPU soft core☆1,570Dec 8, 2025Updated 7 months ago
- SERV - The SErial RISC-V CPU☆1,838Jul 10, 2026Updated 2 weeks ago
- The OpenPiton Platform☆804Feb 25, 2026Updated 5 months ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,186Jul 15, 2026Updated 2 weeks ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆384Oct 19, 2023Updated 2 years ago
- A Linux-capable RISC-V multicore for and by the world☆824Jul 13, 2026Updated 2 weeks ago
- mor1kx - an OpenRISC 1000 processor IP core☆587Jun 6, 2026Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,441Jul 2, 2026Updated 3 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- FuseSoC-based SoC for VeeR EH1 and EL2☆341Dec 11, 2024Updated last year
- Open Processor Architecture☆26Apr 7, 2016Updated 10 years ago
- An open source GPU based off of the AMD Southern Islands ISA.☆1,398Aug 18, 2025Updated 11 months ago
- Yosys Open SYnthesis Suite☆4,631Updated this week
- 32-bit RISC-V system on chip for iCE40 FPGAs☆317May 25, 2023Updated 3 years ago
- RISC-V Cores, SoC platforms and SoCs☆927Mar 26, 2021Updated 5 years ago
- educational microarchitectures for risc-v isa☆752Sep 1, 2025Updated 10 months ago