A directory of Western Digital’s RISC-V SweRV Cores
☆881Mar 26, 2020Updated 6 years ago
Alternatives and similar repositories for swerv_eh1
Users that are interested in swerv_eh1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆205Dec 3, 2020Updated 5 years ago
- VeeR EH1 core☆949May 29, 2023Updated 3 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Dec 10, 2019Updated 6 years ago
- VeeR EL2 Core☆338Jun 5, 2026Updated 2 weeks ago
- Random instruction generator for RISC-V processor verification☆1,313Apr 3, 2026Updated 2 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RISC-V CPU Core☆436Jun 24, 2025Updated 11 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆982Nov 15, 2024Updated last year
- ☆265Dec 22, 2022Updated 3 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,969Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,247May 29, 2026Updated 3 weeks ago
- The root repo for lowRISC project and FPGA demos.☆600Aug 3, 2023Updated 2 years ago
- RTL, Cmodel, and testbench for NVDLA☆2,102Mar 2, 2022Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,217Jun 27, 2024Updated last year
- Rocket Chip Generator☆3,795Jun 2, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,570May 12, 2026Updated last month
- An open-source microcontroller system based on RISC-V☆1,040Feb 6, 2024Updated 2 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆235Aug 25, 2020Updated 5 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,918Jun 11, 2026Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,181Mar 11, 2026Updated 3 months ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,844Mar 24, 2021Updated 5 years ago
- The OpenPiton Platform☆795Feb 25, 2026Updated 3 months ago
- RISC-V Formal Verification Framework☆632Apr 6, 2022Updated 4 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,166Feb 11, 2026Updated 4 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RISC-V Cores, SoC platforms and SoCs☆929Mar 26, 2021Updated 5 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,599Updated this week
- OmniXtend cache coherence protocol☆84Jun 10, 2025Updated last year
- An open source GPU based off of the AMD Southern Islands ISA.☆1,379Aug 18, 2025Updated 10 months ago
- educational microarchitectures for risc-v isa☆748Sep 1, 2025Updated 9 months ago
- An open standard Cache Coherent Fabric Interface repository☆66Dec 6, 2019Updated 6 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆379Updated this week
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆291Jul 28, 2020Updated 5 years ago
- pulp_soc is the core building component of PULP based SoCs☆84Mar 10, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- OpenTitan: Open source silicon root of trust☆3,475Updated this week
- SERV - The SErial RISC-V CPU☆1,812Feb 19, 2026Updated 3 months ago
- A small, light weight, RISC CPU soft core☆1,552Dec 8, 2025Updated 6 months ago
- GPGPU microprocessor architecture☆2,199Nov 8, 2024Updated last year
- ☆10Nov 8, 2019Updated 6 years ago
- IC design and development should be faster，simpler and more reliable☆1,999Dec 31, 2021Updated 4 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,285Jun 8, 2026Updated last week