westerndigitalcorporation / swerv_eh1Links
A directory of Western Digital’s RISC-V SweRV Cores
☆867Updated 5 years ago
Alternatives and similar repositories for swerv_eh1
Users that are interested in swerv_eh1 are comparing it to the libraries listed below
Sorting:
- VeeR EH1 core☆879Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,077Updated last week
- mor1kx - an OpenRISC 1000 processor IP core☆540Updated 2 months ago
- The root repo for lowRISC project and FPGA demos.☆600Updated last year
- RISC-V Formal Verification Framework☆602Updated 3 years ago
- Support for Rocket Chip on Zynq FPGAs☆408Updated 6 years ago
- Random instruction generator for RISC-V processor verification☆1,128Updated 4 months ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆669Updated last week
- educational microarchitectures for risc-v isa☆715Updated 2 months ago
- The OpenPiton Platform☆707Updated 2 weeks ago
- RISC-V Cores, SoC platforms and SoCs☆883Updated 4 years ago
- RISC-V CPU Core☆327Updated 11 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆269Updated 4 years ago
- Bus bridges and other odds and ends☆563Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,553Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,287Updated last week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆426Updated 3 weeks ago
- ☆238Updated 2 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆551Updated this week
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆203Updated 4 years ago
- A Linux-capable RISC-V multicore for and by the world☆702Updated last month
- A small, light weight, RISC CPU soft core☆1,410Updated 4 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆320Updated 5 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆915Updated 6 months ago
- chisel tutorial exercises and answers☆728Updated 3 years ago
- Common SystemVerilog components☆626Updated this week
- Linux on LiteX-VexRiscv☆637Updated this week
- An open-source microcontroller system based on RISC-V☆957Updated last year
- Flexible Intermediate Representation for RTL☆741Updated 9 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆500Updated 3 months ago