A directory of Western Digital’s RISC-V SweRV Cores
☆884Mar 26, 2020Updated 6 years ago
Alternatives and similar repositories for swerv_eh1
Users that are interested in swerv_eh1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆205Dec 3, 2020Updated 5 years ago
- VeeR EH1 core☆971Jul 16, 2026Updated 3 months ago
- FPGA reference design for the the Swerv EH1 Core☆72Dec 10, 2019Updated 6 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,168Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,010Nov 15, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,317Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,392Sep 7, 2026Updated last month
- An open standard Cache Coherent Fabric Interface repository☆66Dec 6, 2019Updated 6 years ago
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 3 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,630Oct 12, 2026Updated 2 weeks ago
- RISC-V Formal Verification Framework☆633Apr 6, 2022Updated 4 years ago
- Rocket Chip Generator☆3,893Sep 13, 2026Updated last month
- Random instruction generator for RISC-V processor verification☆1,370Updated this week
- RISC-V CPU Core☆454Jun 24, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,298Oct 13, 2026Updated last week
- VeeR EL2 Core☆349Updated this week
- Source files for SiFive's Freedom platforms☆1,148Jul 17, 2026Updated 3 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,268Oct 8, 2026Updated 2 weeks ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,135Updated this week
- RTL, Cmodel, and testbench for NVDLA☆2,193Mar 2, 2022Updated 4 years ago
- VeeR EH2 core☆283Oct 6, 2026Updated 2 weeks ago
- GPGPU microprocessor architecture☆2,230Nov 8, 2024Updated last year
- An open-source microcontroller system based on RISC-V☆1,072Feb 6, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆239Aug 25, 2020Updated 6 years ago
- The OpenPiton Platform☆836Feb 25, 2026Updated 8 months ago
- SERV - The SErial RISC-V CPU☆1,907Aug 25, 2026Updated 2 months ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,215Updated this week
- A small, light weight, RISC CPU soft core☆1,597Sep 16, 2026Updated last month
- A Linux-capable RISC-V multicore for and by the world☆840Oct 14, 2026Updated last week
- educational microarchitectures for risc-v isa☆758Sep 1, 2025Updated last year
- FuseSoC-based SoC for VeeR EH1 and EL2☆343Dec 11, 2024Updated last year
- mor1kx - an OpenRISC 1000 processor IP core☆593Jun 6, 2026Updated 4 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆384Oct 19, 2023Updated 3 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,478Updated this week
- Yosys Open SYnthesis Suite☆4,841Updated this week
- A tiny Open POWER ISA softcore written in VHDL 2008☆729Aug 12, 2026Updated 2 months ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆387Jul 12, 2017Updated 9 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆426Updated this week