SpinalHDL / VexRiscvLinks
A FPGA friendly 32 bit RISC-V CPU implementation
☆2,830Updated 3 weeks ago
Alternatives and similar repositories for VexRiscv
Users that are interested in VexRiscv are comparing it to the libraries listed below
Sorting:
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,593Updated last year
- SERV - The SErial RISC-V CPU☆1,614Updated last month
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,371Updated last week
- Scala based HDL☆1,826Updated last week
- A small, light weight, RISC CPU soft core☆1,434Updated 5 months ago
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux☆2,560Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,941Updated 2 months ago
- 32-bit Superscalar RISC-V CPU☆1,066Updated 3 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,592Updated this week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,810Updated this week
- RISC-V CPU Core (RV32IM)☆1,500Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,094Updated 2 months ago
- Rocket Chip Generator☆3,500Updated last month
- Verilog library for ASIC and FPGA designers☆1,317Updated last year
- RISC-V Cores, SoC platforms and SoCs☆893Updated 4 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,910Updated last week
- VeeR EH1 core☆884Updated 2 years ago
- cocotb: Python-based chip (RTL) verification☆2,044Updated this week
- Random instruction generator for RISC-V processor verification☆1,144Updated last month
- The Ultra-Low Power RISC-V Core☆1,547Updated 9 months ago
- ☆1,039Updated last month
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆671Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,310Updated last month
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆975Updated last week
- Build your hardware, easily!☆3,426Updated this week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,051Updated 10 months ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,089Updated 4 months ago
- OpenXuantie - OpenC910 Core☆1,291Updated last year
- Linux on LiteX-VexRiscv☆652Updated 3 weeks ago
- nextpnr portable FPGA place and route tool☆1,478Updated this week