A FPGA friendly 32 bit RISC-V CPU implementation
☆3,075Feb 11, 2026Updated last month
Alternatives and similar repositories for VexRiscv
Users that are interested in VexRiscv are comparing it to the libraries listed below
Sorting:
- Scala based HDL☆1,935Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,024Jun 27, 2024Updated last year
- Linux on LiteX-VexRiscv☆694Mar 6, 2026Updated 2 weeks ago
- Build your hardware, easily!☆3,773Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,851Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,501Jan 7, 2026Updated 2 months ago
- SERV - The SErial RISC-V CPU☆1,766Feb 19, 2026Updated last month
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,004Updated this week
- Rocket Chip Generator☆3,722Feb 25, 2026Updated 3 weeks ago
- ☆309Jan 23, 2026Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,804Feb 17, 2026Updated last month
- A small, light weight, RISC CPU soft core☆1,525Dec 8, 2025Updated 3 months ago
- Chisel: A Modern Hardware Design Language☆4,611Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,111Mar 11, 2026Updated last week
- 32-bit Superscalar RISC-V CPU☆1,197Sep 18, 2021Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 9 months ago
- Yosys Open SYnthesis Suite☆4,348Updated this week
- GPGPU microprocessor architecture☆2,179Nov 8, 2024Updated last year
- RISC-V CPU Core (RV32IM)☆1,668Sep 18, 2021Updated 4 years ago
- VeeR EH1 core☆931May 29, 2023Updated 2 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆970Nov 15, 2024Updated last year
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,157Feb 21, 2026Updated last month
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,427Nov 18, 2025Updated 4 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,183Updated this week
- SoC based on VexRiscv and ICE40 UP5K☆161Mar 16, 2025Updated last year
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆206Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,396Feb 13, 2026Updated last month
- The Ultra-Low Power RISC-V Core☆1,774Aug 6, 2025Updated 7 months ago
- A Python toolbox for building complex digital hardware☆1,320Jan 5, 2026Updated 2 months ago
- nextpnr portable FPGA place and route tool☆1,631Updated this week
- RISC-V Cores, SoC platforms and SoCs☆918Mar 26, 2021Updated 4 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,519Mar 11, 2026Updated last week
- Verilator open-source SystemVerilog simulator and lint system☆3,439Updated this week
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆417Feb 20, 2026Updated last month
- RISC-V CPU Core☆417Jun 24, 2025Updated 8 months ago
- A Linux-capable RISC-V multicore for and by the world☆784Updated this week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,827Mar 24, 2021Updated 4 years ago
- The root repo for lowRISC project and FPGA demos.☆600Aug 3, 2023Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,265Mar 5, 2026Updated 2 weeks ago