A FPGA friendly 32 bit RISC-V CPU implementation
☆3,133Feb 11, 2026Updated 2 months ago
Alternatives and similar repositories for VexRiscv
Users that are interested in VexRiscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Scala based HDL☆1,979Apr 30, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,127Jun 27, 2024Updated last year
- Linux on LiteX-VexRiscv☆708Apr 29, 2026Updated last week
- Build your hardware, easily!☆3,863Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,913Apr 30, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,546Apr 27, 2026Updated last week
- SERV - The SErial RISC-V CPU☆1,793Feb 19, 2026Updated 2 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,055Updated this week
- Rocket Chip Generator☆3,757Apr 21, 2026Updated 2 weeks ago
- ☆314Jan 23, 2026Updated 3 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,864Apr 14, 2026Updated 3 weeks ago
- A small, light weight, RISC CPU soft core☆1,532Dec 8, 2025Updated 5 months ago
- Chisel: A Modern Hardware Design Language☆4,650Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,148Mar 11, 2026Updated last month
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- 32-bit Superscalar RISC-V CPU☆1,241Sep 18, 2021Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,223Apr 17, 2026Updated 3 weeks ago
- Yosys Open SYnthesis Suite☆4,423Apr 30, 2026Updated last week
- GPGPU microprocessor architecture☆2,189Nov 8, 2024Updated last year
- RISC-V CPU Core (RV32IM)☆1,714Sep 18, 2021Updated 4 years ago
- VeeR EH1 core☆938May 29, 2023Updated 2 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆980Nov 15, 2024Updated last year
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,171Feb 21, 2026Updated 2 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,241Apr 29, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,501Nov 18, 2025Updated 5 months ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆220Apr 24, 2026Updated 2 weeks ago
- SoC based on VexRiscv and ICE40 UP5K☆162Mar 16, 2025Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,413Feb 13, 2026Updated 2 months ago
- The Ultra-Low Power RISC-V Core☆1,825Aug 6, 2025Updated 9 months ago
- A Python toolbox for building complex digital hardware☆1,322Jan 5, 2026Updated 4 months ago
- nextpnr portable FPGA place and route tool☆1,663Updated this week
- RISC-V Cores, SoC platforms and SoCs☆922Mar 26, 2021Updated 5 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,566Apr 22, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilator open-source SystemVerilog simulator and lint system☆3,587Updated this week
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆419Updated this week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,840Mar 24, 2021Updated 5 years ago
- A Linux-capable RISC-V multicore for and by the world☆800Apr 24, 2026Updated 2 weeks ago
- RISC-V CPU Core☆426Jun 24, 2025Updated 10 months ago
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,291Apr 3, 2026Updated last month