SpinalHDL / VexRiscvLinks
A FPGA friendly 32 bit RISC-V CPU implementation
☆2,861Updated 2 months ago
Alternatives and similar repositories for VexRiscv
Users that are interested in VexRiscv are comparing it to the libraries listed below
Sorting:
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,646Updated last year
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,394Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,605Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,626Updated this week
- SERV - The SErial RISC-V CPU☆1,637Updated 3 months ago
- A small, light weight, RISC CPU soft core☆1,454Updated 3 weeks ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,963Updated 4 months ago
- Scala based HDL☆1,843Updated this week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,844Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,948Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,112Updated 3 months ago
- RISC-V CPU Core (RV32IM)☆1,529Updated 3 years ago
- 32-bit Superscalar RISC-V CPU☆1,089Updated 3 years ago
- RISC-V Cores, SoC platforms and SoCs☆896Updated 4 years ago
- Rocket Chip Generator☆3,538Updated this week
- Build your hardware, easily!☆3,469Updated this week
- OpenXuantie - OpenC910 Core☆1,306Updated last year
- Verilog library for ASIC and FPGA designers☆1,337Updated last year
- An open-source microcontroller system based on RISC-V☆973Updated last year
- VeeR EH1 core☆894Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,159Updated 3 months ago
- ☆1,051Updated 2 months ago
- The Ultra-Low Power RISC-V Core☆1,579Updated last month
- Verilator open-source SystemVerilog simulator and lint system☆3,048Updated this week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,332Updated 2 weeks ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,065Updated 11 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆933Updated 9 months ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,144Updated this week
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆989Updated 3 weeks ago