SpinalHDL / VexRiscvLinks
A FPGA friendly 32 bit RISC-V CPU implementation
☆2,897Updated last week
Alternatives and similar repositories for VexRiscv
Users that are interested in VexRiscv are comparing it to the libraries listed below
Sorting:
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,732Updated last year
- SERV - The SErial RISC-V CPU☆1,661Updated last week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,421Updated 3 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,649Updated last week
- A small, light weight, RISC CPU soft core☆1,468Updated 2 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,987Updated 5 months ago
- Scala based HDL☆1,864Updated 2 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,646Updated last month
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,882Updated last week
- RISC-V CPU Core (RV32IM)☆1,554Updated 4 years ago
- 32-bit Superscalar RISC-V CPU☆1,106Updated 4 years ago
- Build your hardware, easily!☆3,568Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,130Updated 5 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,136Updated this week
- Rocket Chip Generator☆3,585Updated last month
- Verilog library for ASIC and FPGA designers☆1,341Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,352Updated 2 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,010Updated 2 weeks ago
- VeeR EH1 core☆901Updated 2 years ago
- OpenXuantie - OpenC910 Core☆1,335Updated last year
- RISC-V Cores, SoC platforms and SoCs☆897Updated 4 years ago
- cocotb: Python-based chip (RTL) verification☆2,117Updated last week
- nextpnr portable FPGA place and route tool☆1,532Updated last week
- Multi-platform nightly builds of open source digital design and verification tools☆1,204Updated this week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆672Updated 3 months ago
- Random instruction generator for RISC-V processor verification☆1,180Updated 3 weeks ago
- Linux on LiteX-VexRiscv☆666Updated last month
- Yosys Open SYnthesis Suite☆4,088Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆936Updated 11 months ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆997Updated 2 months ago