Alternatives and similar repositories for VexRiscv:

Users that are interested in VexRiscv are comparing it to the libraries listed below

• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,422Updated 9 months ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,551Updated 3 weeks ago
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,766Updated this week
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,273Updated last week
• stnolting / neorv32
  A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent …
  ☆1,729Updated this week
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,378Updated 2 months ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,512Updated 2 weeks ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,271Updated 11 months ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,045Updated 2 months ago
• openhwgroup / cva6
  The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
  ☆2,438Updated this week
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆867Updated last year
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,862Updated last week
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆989Updated 3 years ago
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,414Updated 3 years ago
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆625Updated 3 weeks ago
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,812Updated this week
• enjoy-digital / litex
  Build your hardware, easily!
  ☆3,263Updated last week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,265Updated last week
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,416Updated this week
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆906Updated 5 months ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆649Updated 5 months ago
• riscv-software-src / riscv-tests
  ☆972Updated last week
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆871Updated 4 years ago
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,161Updated 2 years ago
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆929Updated this week
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,257Updated 9 months ago
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆711Updated last month
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,407Updated 2 weeks ago
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆2,822Updated this week
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆1,948Updated this week