A FPGA friendly 32 bit RISC-V CPU implementation
☆3,146Feb 11, 2026Updated 3 months ago
Alternatives and similar repositories for VexRiscv
Users that are interested in VexRiscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Scala based HDL☆1,988May 9, 2026Updated 2 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,165Jun 27, 2024Updated last year
- Linux on LiteX-VexRiscv☆712Updated this week
- Build your hardware, easily!☆3,898Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,947Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,556May 12, 2026Updated 2 weeks ago
- SERV - The SErial RISC-V CPU☆1,801Feb 19, 2026Updated 3 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,071May 16, 2026Updated last week
- Rocket Chip Generator☆3,778Apr 21, 2026Updated last month
- ☆315Jan 23, 2026Updated 4 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,883May 7, 2026Updated 3 weeks ago
- A small, light weight, RISC CPU soft core☆1,544Dec 8, 2025Updated 5 months ago
- Chisel: A Modern Hardware Design Language☆4,668Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,235Apr 17, 2026Updated last month
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,164Mar 11, 2026Updated 2 months ago
- 32-bit Superscalar RISC-V CPU☆1,248Sep 18, 2021Updated 4 years ago
- Yosys Open SYnthesis Suite☆4,464Updated this week
- GPGPU microprocessor architecture☆2,191Nov 8, 2024Updated last year
- RISC-V CPU Core (RV32IM)☆1,724Sep 18, 2021Updated 4 years ago
- VeeR EH1 core☆945May 29, 2023Updated 3 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆981Nov 15, 2024Updated last year
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,175Feb 21, 2026Updated 3 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,262May 19, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,530Nov 18, 2025Updated 6 months ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆223May 13, 2026Updated 2 weeks ago
- SoC based on VexRiscv and ICE40 UP5K☆163Mar 16, 2025Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated 2 weeks ago
- The Ultra-Low Power RISC-V Core☆1,840Aug 6, 2025Updated 9 months ago
- A Python toolbox for building complex digital hardware☆1,324Jan 5, 2026Updated 4 months ago
- nextpnr portable FPGA place and route tool☆1,671May 21, 2026Updated last week
- RISC-V Cores, SoC platforms and SoCs☆929Mar 26, 2021Updated 5 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,584May 19, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Verilator open-source SystemVerilog simulator and lint system☆3,637Updated this week
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆419May 22, 2026Updated last week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,843Mar 24, 2021Updated 5 years ago
- A Linux-capable RISC-V multicore for and by the world☆803Apr 24, 2026Updated last month
- RISC-V CPU Core☆432Jun 24, 2025Updated 11 months ago
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,303Apr 3, 2026Updated last month