SpinalHDL / VexRiscvLinks
A FPGA friendly 32 bit RISC-V CPU implementation
☆2,810Updated 3 weeks ago
Alternatives and similar repositories for VexRiscv
Users that are interested in VexRiscv are comparing it to the libraries listed below
Sorting:
- Scala based HDL☆1,809Updated this week
- SERV - The SErial RISC-V CPU☆1,606Updated 3 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,549Updated last year
- A small, light weight, RISC CPU soft core☆1,420Updated 4 months ago
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux☆2,535Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,354Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,926Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,574Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,082Updated last month
- 32-bit Superscalar RISC-V CPU☆1,049Updated 3 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,883Updated 2 weeks ago
- Verilog library for ASIC and FPGA designers☆1,305Updated last year
- RISC-V CPU Core (RV32IM)☆1,486Updated 3 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,302Updated last week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆667Updated last week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,793Updated this week
- Rocket Chip Generator☆3,478Updated last month
- RISC-V Cores, SoC platforms and SoCs☆887Updated 4 years ago
- VeeR EH1 core☆883Updated 2 years ago
- Build your hardware, easily!☆3,378Updated this week
- Linux on LiteX-VexRiscv☆642Updated 3 weeks ago
- An open-source microcontroller system based on RISC-V☆965Updated last year
- ☆1,025Updated 2 weeks ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆967Updated this week
- The Ultra-Low Power RISC-V Core☆1,528Updated 8 months ago
- OpenXuantie - OpenC910 Core☆1,285Updated last year
- Random instruction generator for RISC-V processor verification☆1,135Updated 3 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,016Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆920Updated 7 months ago
- Digital Design with Chisel☆843Updated last month