A FPGA friendly 32 bit RISC-V CPU implementation
☆3,285Oct 13, 2026Updated this week
Alternatives and similar repositories for VexRiscv
Users that are interested in VexRiscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Scala based HDL☆2,053Oct 6, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,390Sep 7, 2026Updated last month
- Linux on LiteX-VexRiscv☆745Updated this week
- Build your hardware, easily!☆4,156Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,157Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,623Updated this week
- SERV - The SErial RISC-V CPU☆1,901Aug 25, 2026Updated last month
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,294Updated this week
- Rocket Chip Generator☆3,885Sep 13, 2026Updated last month
- ☆327Jan 23, 2026Updated 8 months ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,105Updated this week
- Chisel: A Modern Hardware Design Language☆4,808Updated this week
- A small, light weight, RISC CPU soft core☆1,592Sep 16, 2026Updated 3 weeks ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,259Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,314Updated this week
- 32-bit Superscalar RISC-V CPU☆1,315Sep 18, 2021Updated 5 years ago
- Yosys Open SYnthesis Suite☆4,805Updated this week
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆260Updated this week
- GPGPU microprocessor architecture☆2,228Nov 8, 2024Updated last year
- RISC-V CPU Core (RV32IM)☆1,801Sep 18, 2021Updated 5 years ago
- VeeR EH1 core☆970Jul 16, 2026Updated 2 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,007Nov 15, 2024Updated last year
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,212Oct 3, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SoC based on VexRiscv and ICE40 UP5K☆166Mar 16, 2025Updated last year
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,729Nov 18, 2025Updated 10 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,475Sep 25, 2026Updated 2 weeks ago
- The Ultra-Low Power RISC-V Core☆1,938Sep 25, 2026Updated 2 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,420Updated this week
- A Python toolbox for building complex digital hardware☆1,330Jan 5, 2026Updated 9 months ago
- RISC-V Cores, SoC platforms and SoCs☆930Mar 26, 2021Updated 5 years ago
- nextpnr portable FPGA place and route tool☆1,773Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,721Sep 24, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilator open-source SystemVerilog simulator and lint system☆4,008Updated this week
- Open-source high-performance RISC-V processor☆7,306Updated this week
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆426Updated this week
- A Linux-capable RISC-V multicore for and by the world☆835Updated this week
- RISC-V CPU Core☆453Jun 24, 2025Updated last year
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,854Mar 24, 2021Updated 5 years ago
- Random instruction generator for RISC-V processor verification☆1,366Sep 21, 2026Updated 3 weeks ago