SpinalHDL / VexRiscvLinks
A FPGA friendly 32 bit RISC-V CPU implementation
☆2,803Updated last week
Alternatives and similar repositories for VexRiscv
Users that are interested in VexRiscv are comparing it to the libraries listed below
Sorting:
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,537Updated 11 months ago
- SERV - The SErial RISC-V CPU☆1,600Updated 2 weeks ago
- A small, light weight, RISC CPU soft core☆1,420Updated 4 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,344Updated 3 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,568Updated last week
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux☆2,513Updated this week
- Scala based HDL☆1,799Updated this week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,787Updated this week
- Verilog library for ASIC and FPGA designers☆1,300Updated last year
- 32-bit Superscalar RISC-V CPU☆1,036Updated 3 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,923Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,080Updated 3 weeks ago
- RISC-V Cores, SoC platforms and SoCs☆885Updated 4 years ago
- Build your hardware, easily!☆3,373Updated this week
- VeeR EH1 core☆883Updated 2 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,872Updated this week
- Random instruction generator for RISC-V processor verification☆1,135Updated 2 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,300Updated 2 weeks ago
- Rocket Chip Generator☆3,471Updated 3 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,009Updated this week
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆966Updated last week
- RISC-V CPU Core (RV32IM)☆1,476Updated 3 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆667Updated 3 weeks ago
- Hardware Description Languages☆1,038Updated 4 months ago
- Linux on LiteX-VexRiscv☆640Updated 2 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆918Updated 7 months ago
- Verilator open-source SystemVerilog simulator and lint system☆2,946Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,308Updated this week
- GPGPU microprocessor architecture☆2,090Updated 7 months ago
- Digital Design with Chisel☆842Updated last month