A FPGA friendly 32 bit RISC-V CPU implementation
☆3,026Feb 11, 2026Updated 2 weeks ago
Alternatives and similar repositories for VexRiscv
Users that are interested in VexRiscv are comparing it to the libraries listed below
Sorting:
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,966Jun 27, 2024Updated last year
- Scala based HDL☆1,928Feb 18, 2026Updated last week
- Build your hardware, easily!☆3,739Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,817Feb 18, 2026Updated last week
- Linux on LiteX-VexRiscv☆685Feb 16, 2026Updated 2 weeks ago
- SERV - The SErial RISC-V CPU☆1,757Feb 19, 2026Updated last week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,493Jan 7, 2026Updated last month
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,993Updated this week
- Rocket Chip Generator☆3,696Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,774Feb 17, 2026Updated last week
- A small, light weight, RISC CPU soft core☆1,509Dec 8, 2025Updated 2 months ago
- ☆308Jan 23, 2026Updated last month
- Chisel: A Modern Hardware Design Language☆4,588Updated this week
- Yosys Open SYnthesis Suite☆4,293Feb 23, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,187May 26, 2025Updated 9 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,079Feb 5, 2026Updated 3 weeks ago
- 32-bit Superscalar RISC-V CPU☆1,179Sep 18, 2021Updated 4 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆963Nov 15, 2024Updated last year
- GPGPU microprocessor architecture☆2,179Nov 8, 2024Updated last year
- VeeR EH1 core☆927May 29, 2023Updated 2 years ago
- RISC-V CPU Core (RV32IM)☆1,646Sep 18, 2021Updated 4 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,149Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,152Feb 21, 2026Updated last week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,406Nov 18, 2025Updated 3 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,389Feb 13, 2026Updated 2 weeks ago
- nextpnr portable FPGA place and route tool☆1,623Updated this week
- A Python toolbox for building complex digital hardware☆1,322Jan 5, 2026Updated last month
- The Ultra-Low Power RISC-V Core☆1,738Aug 6, 2025Updated 6 months ago
- SoC based on VexRiscv and ICE40 UP5K☆161Mar 16, 2025Updated 11 months ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆417Feb 20, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,500Feb 23, 2026Updated last week
- Verilator open-source SystemVerilog simulator and lint system☆3,381Updated this week
- A Linux-capable RISC-V multicore for and by the world☆769Feb 9, 2026Updated 2 weeks ago
- Verilog library for ASIC and FPGA designers☆1,392May 8, 2024Updated last year
- Universal utility for programming FPGA☆1,554Updated this week
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆203Feb 18, 2026Updated last week
- The root repo for lowRISC project and FPGA demos.☆602Aug 3, 2023Updated 2 years ago
- RISC-V Formal Verification Framework☆625Apr 6, 2022Updated 3 years ago
- cocotb: Python-based chip (RTL) verification☆2,255Feb 21, 2026Updated last week