SCR1 is a high-quality open-source RISC-V MCU core in Verilog
☆1,013Nov 15, 2024Updated last year
Alternatives and similar repositories for scr1
Users that are interested in scr1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- open-source SDKs for the SCR1 core☆81Nov 15, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,318Updated this week
- VeeR EH1 core☆971Jul 16, 2026Updated 3 months ago
- RISC-V CPU Core☆454Jun 24, 2025Updated last year
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,397Sep 7, 2026Updated last month
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,153Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,185Updated this week
- 32-bit Superscalar RISC-V CPU☆1,329Sep 18, 2021Updated 5 years ago
- VeeR EL2 Core☆349Updated this week
- SERV - The SErial RISC-V CPU☆1,915Aug 25, 2026Updated 2 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆239Aug 25, 2020Updated 6 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,302Oct 13, 2026Updated 3 weeks ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,214Updated this week
- A Linux-capable RISC-V multicore for and by the world☆841Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A directory of Western Digital’s RISC-V SweRV Cores☆882Mar 26, 2020Updated 6 years ago
- An open-source microcontroller system based on RISC-V☆1,074Feb 6, 2024Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,745Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆692Oct 28, 2026Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆648Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,632Oct 12, 2026Updated 3 weeks ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆387Jul 12, 2017Updated 9 years ago
- RISC-V CPU Core (RV32IM)☆1,812Sep 18, 2021Updated 5 years ago
- Random instruction generator for RISC-V processor verification☆1,375Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V Formal Verification Framework☆634Apr 6, 2022Updated 4 years ago
- VeeR EH2 core☆283Oct 6, 2026Updated 3 weeks ago
- Rocket Chip Generator☆3,895Sep 13, 2026Updated last month
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆696Jul 16, 2025Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆289Nov 6, 2024Updated last year
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 3 years ago
- The OpenPiton Platform☆838Updated this week
- Common SystemVerilog components☆814Sep 18, 2026Updated last month
- A small, light weight, RISC CPU soft core☆1,597Sep 16, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆384Oct 19, 2023Updated 3 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆427Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,482Oct 23, 2026Updated last week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,301Updated this week
- mor1kx - an OpenRISC 1000 processor IP core☆593Jun 6, 2026Updated 4 months ago
- A 32-bit Microcontroller featuring a RISC-V core☆166Feb 28, 2018Updated 8 years ago
- FPGA-based SDK projects for SCRx cores☆18Jan 19, 2022Updated 4 years ago