syntacore / scr1View external linksLinks
SCR1 is a high-quality open-source RISC-V MCU core in Verilog
☆962Nov 15, 2024Updated last year
Alternatives and similar repositories for scr1
Users that are interested in scr1 are comparing it to the libraries listed below
Sorting:
- open-source SDKs for the SCR1 core☆77Nov 15, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,183May 26, 2025Updated 8 months ago
- RISC-V CPU Core☆405Jun 24, 2025Updated 7 months ago
- VeeR EH1 core☆923May 29, 2023Updated 2 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,764Feb 7, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,945Jun 27, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,797Updated this week
- 32-bit Superscalar RISC-V CPU☆1,176Sep 18, 2021Updated 4 years ago
- VeeR EL2 Core☆317Dec 29, 2025Updated last month
- SERV - The SErial RISC-V CPU☆1,751Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,149Dec 25, 2025Updated last month
- A Linux-capable RISC-V multicore for and by the world☆761Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,008Dec 15, 2025Updated last month
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆223Aug 25, 2020Updated 5 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆569Oct 21, 2025Updated 3 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆645Jan 19, 2026Updated 3 weeks ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,489Jan 7, 2026Updated last month
- An open-source microcontroller system based on RISC-V☆1,007Feb 6, 2024Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,492Updated this week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆682Jul 16, 2025Updated 6 months ago
- RISC-V CPU Core (RV32IM)☆1,640Sep 18, 2021Updated 4 years ago
- RISC-V Formal Verification Framework☆624Apr 6, 2022Updated 3 years ago
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 2 years ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆372Jul 12, 2017Updated 8 years ago
- Rocket Chip Generator☆3,677Jan 9, 2026Updated last month
- mor1kx - an OpenRISC 1000 processor IP core☆574Aug 21, 2025Updated 5 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆258Nov 6, 2024Updated last year
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,977Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,072Feb 5, 2026Updated last week
- ☆258Dec 22, 2022Updated 3 years ago
- Random instruction generator for RISC-V processor verification☆1,252Oct 1, 2025Updated 4 months ago
- Common SystemVerilog components☆706Feb 6, 2026Updated last week
- A small, light weight, RISC CPU soft core☆1,507Dec 8, 2025Updated 2 months ago
- The OpenPiton Platform☆769Sep 24, 2025Updated 4 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆483Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆335Dec 11, 2024Updated last year
- SystemVerilog to Verilog conversion☆701Nov 24, 2025Updated 2 months ago
- Verilog library for ASIC and FPGA designers☆1,392May 8, 2024Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆276Jan 10, 2026Updated last month