SCR1 is a high-quality open-source RISC-V MCU core in Verilog
☆982Nov 15, 2024Updated last year
Alternatives and similar repositories for scr1
Users that are interested in scr1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- open-source SDKs for the SCR1 core☆79Nov 15, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,247May 29, 2026Updated 2 weeks ago
- VeeR EH1 core☆949May 29, 2023Updated 3 years ago
- RISC-V CPU Core☆436Jun 24, 2025Updated 11 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,918Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,203Jun 27, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,969Updated this week
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆235Aug 25, 2020Updated 5 years ago
- 32-bit Superscalar RISC-V CPU☆1,259Sep 18, 2021Updated 4 years ago
- VeeR EL2 Core☆338Jun 5, 2026Updated last week
- SERV - The SErial RISC-V CPU☆1,812Feb 19, 2026Updated 3 months ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,181Feb 21, 2026Updated 3 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆613May 26, 2026Updated 3 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆811Jun 5, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An open-source microcontroller system based on RISC-V☆1,040Feb 6, 2024Updated 2 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,166Feb 11, 2026Updated 4 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,568May 12, 2026Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,593Jun 9, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆669May 11, 2026Updated last month
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆379Jul 12, 2017Updated 8 years ago
- Rocket Chip Generator☆3,792Jun 2, 2026Updated last week
- RISC-V Formal Verification Framework☆631Apr 6, 2022Updated 4 years ago
- FPGA-based SDK projects for SCRx cores☆18Jan 19, 2022Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆265Dec 22, 2022Updated 3 years ago
- RISC-V CPU Core (RV32IM)☆1,735Sep 18, 2021Updated 4 years ago
- Random instruction generator for RISC-V processor verification☆1,313Apr 3, 2026Updated 2 months ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆688Jul 16, 2025Updated 11 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆585Jun 6, 2026Updated last week
- The root repo for lowRISC project and FPGA demos.☆600Aug 3, 2023Updated 2 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,181Mar 11, 2026Updated 3 months ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆130Aug 28, 2019Updated 6 years ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,143Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆544Updated this week
- Common SystemVerilog components☆757Jun 5, 2026Updated last week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆271Nov 6, 2024Updated last year
- RISC-V Cores, SoC platforms and SoCs☆929Mar 26, 2021Updated 5 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆341Dec 11, 2024Updated last year
- A directory of Western Digital’s RISC-V SweRV Cores☆881Mar 26, 2020Updated 6 years ago
- The OpenPiton Platform☆794Feb 25, 2026Updated 3 months ago