syntacore / scr1View on GitHub
SCR1 is a high-quality open-source RISC-V MCU core in Verilog
☆1,002Nov 15, 2024Updated last year

Alternatives and similar repositories for scr1

Users that are interested in scr1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

Sorting:

Are these results useful?