SCR1 is a high-quality open-source RISC-V MCU core in Verilog
☆963Nov 15, 2024Updated last year
Alternatives and similar repositories for scr1
Users that are interested in scr1 are comparing it to the libraries listed below
Sorting:
- open-source SDKs for the SCR1 core☆78Nov 15, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,190May 26, 2025Updated 9 months ago
- RISC-V CPU Core☆411Jun 24, 2025Updated 8 months ago
- VeeR EH1 core☆929May 29, 2023Updated 2 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,774Feb 17, 2026Updated 2 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Feb 25, 2026Updated last week
- 32-bit Superscalar RISC-V CPU☆1,183Sep 18, 2021Updated 4 years ago
- VeeR EL2 Core☆318Feb 23, 2026Updated last week
- SERV - The SErial RISC-V CPU☆1,761Feb 19, 2026Updated 2 weeks ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,152Feb 21, 2026Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆771Feb 9, 2026Updated 3 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 3 weeks ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆226Aug 25, 2020Updated 5 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆571Oct 21, 2025Updated 4 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,498Jan 7, 2026Updated last month
- An open-source microcontroller system based on RISC-V☆1,010Feb 6, 2024Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Feb 25, 2026Updated last week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆684Jul 16, 2025Updated 7 months ago
- RISC-V CPU Core (RV32IM)☆1,656Sep 18, 2021Updated 4 years ago
- RISC-V Formal Verification Framework☆624Apr 6, 2022Updated 3 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆577Aug 21, 2025Updated 6 months ago
- The root repo for lowRISC project and FPGA demos.☆602Aug 3, 2023Updated 2 years ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆373Jul 12, 2017Updated 8 years ago
- Rocket Chip Generator☆3,705Feb 25, 2026Updated last week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆259Nov 6, 2024Updated last year
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,993Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,083Feb 5, 2026Updated last month
- ☆258Dec 22, 2022Updated 3 years ago
- Random instruction generator for RISC-V processor verification☆1,257Oct 1, 2025Updated 5 months ago
- Common SystemVerilog components☆713Feb 26, 2026Updated last week
- A small, light weight, RISC CPU soft core☆1,514Dec 8, 2025Updated 2 months ago
- The OpenPiton Platform☆774Feb 25, 2026Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆336Dec 11, 2024Updated last year
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆496Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆279Feb 20, 2026Updated 2 weeks ago
- SystemVerilog to Verilog conversion☆706Nov 24, 2025Updated 3 months ago
- Verilog library for ASIC and FPGA designers☆1,392May 8, 2024Updated last year