syntacore / scr1Links
SCR1 is a high-quality open-source RISC-V MCU core in Verilog
☆929Updated 9 months ago
Alternatives and similar repositories for scr1
Users that are interested in scr1 are comparing it to the libraries listed below
Sorting:
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,110Updated 3 months ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated last month
- VeeR EH1 core☆889Updated 2 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,615Updated this week
- Random instruction generator for RISC-V processor verification☆1,153Updated 2 months ago
- Common SystemVerilog components☆649Updated last week
- 32-bit Superscalar RISC-V CPU☆1,086Updated 3 years ago
- RISC-V Cores, SoC platforms and SoCs☆895Updated 4 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,356Updated last week
- A Linux-capable RISC-V multicore for and by the world☆721Updated this week
- SystemVerilog to Verilog conversion☆659Updated 2 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆585Updated last week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆510Updated 9 months ago
- RISC-V CPU Core☆370Updated 2 months ago
- ☆587Updated this week
- Bus bridges and other odds and ends☆583Updated 4 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆598Updated 2 weeks ago
- The OpenPiton Platform☆727Updated last month
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆439Updated 3 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆550Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆525Updated 2 weeks ago
- Verilog library for ASIC and FPGA designers☆1,330Updated last year
- Various HDL (Verilog) IP Cores☆828Updated 4 years ago
- lowRISC Style Guides☆450Updated 2 months ago
- A directory of Western Digital’s RISC-V SweRV Cores☆872Updated 5 years ago
- RISC-V Formal Verification Framework☆608Updated 3 years ago
- A small, light weight, RISC CPU soft core☆1,451Updated 2 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,325Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆323Updated 8 months ago
- Working Draft of the RISC-V Debug Specification Standard☆495Updated 3 weeks ago