Random instruction generator for RISC-V processor verification
☆1,357Sep 21, 2026Updated this week
Alternatives and similar repositories for riscv-dv
Users that are interested in riscv-dv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Functional verification project for the CORE-V family of RISC-V cores.☆723Sep 14, 2026Updated last week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,068Updated this week
- Instruction Set Generator initially contributed by Futurewei☆316Oct 17, 2023Updated 2 years ago
- RISC-V Torture Test☆223Jul 11, 2024Updated 2 years ago
- RISC-V Formal Verification Framework☆634Apr 6, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆791Updated this week
- ☆1,244Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,128Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,297Aug 26, 2026Updated 3 weeks ago
- OpenTitan: Open source silicon root of trust☆3,662Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,942Updated this week
- Spike, a RISC-V ISA Simulator☆3,234Updated this week
- RISC-V CPU Core (RV32IM)☆1,794Sep 18, 2021Updated 5 years ago
- VeeR EH1 core☆970Jul 16, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Rocket Chip Generator☆3,870Sep 13, 2026Updated last week
- AMBA AXI VIP☆478Jun 28, 2024Updated 2 years ago
- VeeR EH2 core☆280Sep 17, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,706Updated this week
- 32-bit Superscalar RISC-V CPU☆1,309Sep 18, 2021Updated 5 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,243Sep 11, 2026Updated last week
- The OpenPiton Platform☆828Feb 25, 2026Updated 6 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- Awesome ASIC design verification☆368Feb 9, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RTL, Cmodel, and testbench for NVDLA☆2,169Mar 2, 2022Updated 4 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,398Updated this week
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆65Jan 13, 2021Updated 5 years ago
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- ☆203Dec 14, 2023Updated 2 years ago
- Yet Another Simulation Architecture☆78Sep 17, 2020Updated 6 years ago
- RISC-V Verification Interface☆162Jun 11, 2026Updated 3 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,002Nov 15, 2024Updated last year
- An Open-Source Design and Verification Environment for RISC-V☆90Apr 21, 2021Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- cocotb: Python-based chip (RTL) verification☆2,519Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,385Sep 7, 2026Updated 2 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,271Updated this week
- Sail RISC-V model☆775Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆684Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,203Updated this week
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 9 months ago