Random instruction generator for RISC-V processor verification
☆1,303Apr 3, 2026Updated last month
Alternatives and similar repositories for riscv-dv
Users that are interested in riscv-dv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Functional verification project for the CORE-V family of RISC-V cores.☆683Apr 16, 2026Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,883May 7, 2026Updated 2 weeks ago
- Instruction Set Generator initially contributed by Futurewei☆310Oct 17, 2023Updated 2 years ago
- RISC-V Formal Verification Framework☆631Apr 6, 2022Updated 4 years ago
- RISC-V Torture Test☆216Jul 11, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆711Updated this week
- ☆1,189May 1, 2026Updated 3 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,947Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,235Apr 17, 2026Updated last month
- OpenTitan: Open source silicon root of trust☆3,376May 19, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,846Mar 13, 2026Updated 2 months ago
- Spike, a RISC-V ISA Simulator☆3,115Updated this week
- RISC-V CPU Core (RV32IM)☆1,719Sep 18, 2021Updated 4 years ago
- VeeR EH1 core☆945May 29, 2023Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Rocket Chip Generator☆3,773Apr 21, 2026Updated last month
- ☆265Dec 22, 2022Updated 3 years ago
- AMBA AXI VIP☆459Jun 28, 2024Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,262May 19, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,584May 19, 2026Updated last week
- 32-bit Superscalar RISC-V CPU☆1,248Sep 18, 2021Updated 4 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,164Mar 11, 2026Updated 2 months ago
- Awesome ASIC design verification☆358Feb 9, 2022Updated 4 years ago
- RTL, Cmodel, and testbench for NVDLA☆2,093Mar 2, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RISC-V RV64GC emulator designed for RTL co-simulation☆241Nov 20, 2024Updated last year
- RISC-V Verification Interface☆152Mar 27, 2026Updated last month
- The OpenPiton Platform☆791Feb 25, 2026Updated 3 months ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆65Jan 13, 2021Updated 5 years ago
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- Yet Another Simulation Architecture☆81Sep 17, 2020Updated 5 years ago
- ☆201Dec 14, 2023Updated 2 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆981Nov 15, 2024Updated last year
- An Open-Source Design and Verification Environment for RISC-V☆89Apr 21, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,165Jun 27, 2024Updated last year
- cocotb: Python-based chip (RTL) verification☆2,379Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,146Feb 11, 2026Updated 3 months ago
- Sail RISC-V model☆705May 18, 2026Updated last week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,175Feb 21, 2026Updated 3 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆668May 11, 2026Updated 2 weeks ago
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 5 months ago