Random instruction generator for RISC-V processor verification
☆1,330Apr 3, 2026Updated 3 months ago
Alternatives and similar repositories for riscv-dv
Users that are interested in riscv-dv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Functional verification project for the CORE-V family of RISC-V cores.☆703Jul 17, 2026Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,987Jul 14, 2026Updated last week
- Instruction Set Generator initially contributed by Futurewei☆311Oct 17, 2023Updated 2 years ago
- RISC-V Torture Test☆219Jul 11, 2024Updated 2 years ago
- RISC-V Formal Verification Framework☆633Apr 6, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆756Updated this week
- ☆1,226Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,035Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,267May 29, 2026Updated last month
- OpenTitan: Open source silicon root of trust☆3,562Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,895Jul 19, 2026Updated last week
- RISC-V CPU Core (RV32IM)☆1,755Sep 18, 2021Updated 4 years ago
- Spike, a RISC-V ISA Simulator☆3,180Updated this week
- VeeR EH1 core☆959Jul 16, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Rocket Chip Generator☆3,824Jun 2, 2026Updated last month
- AMBA AXI VIP☆467Jun 28, 2024Updated 2 years ago
- VeeR EH2 core☆274Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,631Updated this week
- 32-bit Superscalar RISC-V CPU☆1,283Sep 18, 2021Updated 4 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,201Updated this week
- Awesome ASIC design verification☆363Feb 9, 2022Updated 4 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- RTL, Cmodel, and testbench for NVDLA☆2,125Mar 2, 2022Updated 4 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- The OpenPiton Platform☆803Feb 25, 2026Updated 5 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,339Updated this week
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆65Jan 13, 2021Updated 5 years ago
- UVM 1.2 port to Python☆261Feb 9, 2025Updated last year
- ☆202Dec 14, 2023Updated 2 years ago
- Yet Another Simulation Architecture☆81Sep 17, 2020Updated 5 years ago
- RISC-V Verification Interface☆157Jun 11, 2026Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆990Nov 15, 2024Updated last year
- An Open-Source Design and Verification Environment for RISC-V☆90Apr 21, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- cocotb: Python-based chip (RTL) verification☆2,455Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,282Jun 27, 2024Updated 2 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,202Feb 11, 2026Updated 5 months ago
- Sail RISC-V model☆741Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆676Jul 7, 2026Updated 2 weeks ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,189Jul 15, 2026Updated last week
- Contains the code examples from The UVM Primer Book sorted by chapters.☆642Dec 24, 2021Updated 4 years ago