Random instruction generator for RISC-V processor verification
☆1,257Oct 1, 2025Updated 5 months ago
Alternatives and similar repositories for riscv-dv
Users that are interested in riscv-dv are comparing it to the libraries listed below
Sorting:
- Functional verification project for the CORE-V family of RISC-V cores.☆659Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,774Feb 17, 2026Updated 2 weeks ago
- Instruction Set Generator initially contributed by Futurewei☆306Oct 17, 2023Updated 2 years ago
- RISC-V Formal Verification Framework☆624Apr 6, 2022Updated 3 years ago
- ☆652Updated this week
- RISC-V Torture Test☆213Jul 11, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Feb 25, 2026Updated last week
- ☆1,128Jan 22, 2026Updated last month
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,784Dec 22, 2025Updated 2 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,190May 26, 2025Updated 9 months ago
- RISC-V CPU Core (RV32IM)☆1,656Sep 18, 2021Updated 4 years ago
- VeeR EH1 core☆929May 29, 2023Updated 2 years ago
- Rocket Chip Generator☆3,705Feb 25, 2026Updated last week
- 32-bit Superscalar RISC-V CPU☆1,183Sep 18, 2021Updated 4 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,160Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Feb 25, 2026Updated last week
- OpenTitan: Open source silicon root of trust☆3,175Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,083Feb 5, 2026Updated last month
- ☆258Dec 22, 2022Updated 3 years ago
- UVM 1.2 port to Python☆259Feb 9, 2025Updated last year
- AMBA AXI VIP☆448Jun 28, 2024Updated last year
- The OpenPiton Platform☆774Feb 25, 2026Updated last week
- Spike, a RISC-V ISA Simulator☆3,024Feb 26, 2026Updated last week
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- RISC-V Verification Interface☆142Jan 28, 2026Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆963Nov 15, 2024Updated last year
- RTL, Cmodel, and testbench for NVDLA☆2,027Mar 2, 2022Updated 4 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 3 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year
- Awesome ASIC design verification☆343Feb 9, 2022Updated 4 years ago
- A Linux-capable RISC-V multicore for and by the world☆771Feb 9, 2026Updated 3 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,266Feb 28, 2026Updated last week
- Common SystemVerilog components☆713Feb 26, 2026Updated last week
- ☆196Dec 14, 2023Updated 2 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆450Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,391Feb 13, 2026Updated 3 weeks ago
- Sail RISC-V model☆672Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,152Feb 21, 2026Updated 2 weeks ago