chipsalliance / riscv-dvView external linksLinks
Random instruction generator for RISC-V processor verification
☆1,252Oct 1, 2025Updated 4 months ago
Alternatives and similar repositories for riscv-dv
Users that are interested in riscv-dv are comparing it to the libraries listed below
Sorting:
- Functional verification project for the CORE-V family of RISC-V cores.☆656Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,764Feb 7, 2026Updated last week
- Instruction Set Generator initially contributed by Futurewei☆306Oct 17, 2023Updated 2 years ago
- RISC-V Formal Verification Framework☆624Apr 6, 2022Updated 3 years ago
- ☆650Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,797Updated this week
- RISC-V Torture Test☆213Jul 11, 2024Updated last year
- ☆1,117Jan 22, 2026Updated 3 weeks ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,769Dec 22, 2025Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,183May 26, 2025Updated 8 months ago
- RISC-V CPU Core (RV32IM)☆1,640Sep 18, 2021Updated 4 years ago
- VeeR EH1 core☆923May 29, 2023Updated 2 years ago
- 32-bit Superscalar RISC-V CPU☆1,176Sep 18, 2021Updated 4 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,138Updated this week
- Rocket Chip Generator☆3,677Jan 9, 2026Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,492Updated this week
- OpenTitan: Open source silicon root of trust☆3,132Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,072Feb 5, 2026Updated last week
- ☆258Dec 22, 2022Updated 3 years ago
- The OpenPiton Platform☆769Sep 24, 2025Updated 4 months ago
- AMBA AXI VIP☆447Jun 28, 2024Updated last year
- UVM 1.2 port to Python☆259Feb 9, 2025Updated last year
- Spike, a RISC-V ISA Simulator☆3,017Feb 4, 2026Updated last week
- RISC-V RV64GC emulator designed for RTL co-simulation☆238Nov 20, 2024Updated last year
- RISC-V Verification Interface☆141Jan 28, 2026Updated 2 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆962Nov 15, 2024Updated last year
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,945Jun 27, 2024Updated last year
- RTL, Cmodel, and testbench for NVDLA☆2,023Mar 2, 2022Updated 3 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,008Dec 15, 2025Updated last month
- Awesome ASIC design verification☆341Feb 9, 2022Updated 4 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆645Jan 19, 2026Updated 3 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆761Updated this week
- cocotb: Python-based chip (RTL) verification☆2,251Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆445Sep 6, 2025Updated 5 months ago
- ☆193Dec 14, 2023Updated 2 years ago
- Common SystemVerilog components☆706Feb 6, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,387Updated this week
- Sail RISC-V model☆667Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,149Dec 25, 2025Updated last month