SymbioticEDA / riscv-formalView external linksLinks
RISC-V Formal Verification Framework
☆624Apr 6, 2022Updated 3 years ago
Alternatives and similar repositories for riscv-formal
Users that are interested in riscv-formal are comparing it to the libraries listed below
Sorting:
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆490Feb 4, 2026Updated last week
- Random instruction generator for RISC-V processor verification☆1,252Oct 1, 2025Updated 4 months ago
- ☆650Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,764Feb 7, 2026Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆656Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,183May 26, 2025Updated 8 months ago
- RISC-V Torture Test☆213Jul 11, 2024Updated last year
- Sail RISC-V model☆667Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆962Nov 15, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,797Updated this week
- RISC-V Formal Verification Framework☆178Jan 19, 2026Updated 3 weeks ago
- ☆1,119Jan 22, 2026Updated 3 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,008Dec 15, 2025Updated 2 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,945Jun 27, 2024Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆238Nov 20, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,751Updated this week
- VeeR EH1 core☆923May 29, 2023Updated 2 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,072Feb 5, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,387Updated this week
- educational microarchitectures for risc-v isa☆737Sep 1, 2025Updated 5 months ago
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 2 years ago
- The OpenPiton Platform☆769Sep 24, 2025Updated 4 months ago
- A Linux-capable RISC-V multicore for and by the world☆761Updated this week
- RISC-V CPU Core☆405Jun 24, 2025Updated 7 months ago
- Yosys Open SYnthesis Suite☆4,272Updated this week
- Spike, a RISC-V ISA Simulator☆3,017Feb 4, 2026Updated last week
- Flexible Intermediate Representation for RTL☆747Aug 20, 2024Updated last year
- VeeR EL2 Core☆317Dec 29, 2025Updated last month
- ☆194Dec 14, 2023Updated 2 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆591Jan 3, 2026Updated last month
- A small, light weight, RISC CPU soft core☆1,507Dec 8, 2025Updated 2 months ago
- 32-bit Superscalar RISC-V CPU☆1,178Sep 18, 2021Updated 4 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆376Oct 19, 2023Updated 2 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆335Dec 11, 2024Updated last year
- Rocket Chip Generator☆3,677Jan 9, 2026Updated last month
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆184May 8, 2025Updated 9 months ago
- Working Draft of the RISC-V Debug Specification Standard☆504Feb 5, 2026Updated last week
- RISC-V Processor Trace Specification☆207Feb 9, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,769Dec 22, 2025Updated last month