RISC-V Formal Verification Framework
☆624Apr 6, 2022Updated 3 years ago
Alternatives and similar repositories for riscv-formal
Users that are interested in riscv-formal are comparing it to the libraries listed below
Sorting:
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆496Updated this week
- Random instruction generator for RISC-V processor verification☆1,257Oct 1, 2025Updated 5 months ago
- ☆652Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,785Feb 17, 2026Updated 2 weeks ago
- Functional verification project for the CORE-V family of RISC-V cores.☆659Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,190May 26, 2025Updated 9 months ago
- RISC-V Torture Test☆214Jul 11, 2024Updated last year
- Sail RISC-V model☆672Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆964Nov 15, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Feb 25, 2026Updated last week
- RISC-V Formal Verification Framework☆182Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year
- ☆1,133Jan 22, 2026Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 3 weeks ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,761Feb 19, 2026Updated 2 weeks ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,083Feb 5, 2026Updated last month
- VeeR EH1 core☆929May 29, 2023Updated 2 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,391Feb 13, 2026Updated 3 weeks ago
- educational microarchitectures for risc-v isa☆741Sep 1, 2025Updated 6 months ago
- A Linux-capable RISC-V multicore for and by the world☆771Feb 9, 2026Updated 3 weeks ago
- The root repo for lowRISC project and FPGA demos.☆602Aug 3, 2023Updated 2 years ago
- The OpenPiton Platform☆774Feb 25, 2026Updated last week
- RISC-V CPU Core☆411Jun 24, 2025Updated 8 months ago
- Yosys Open SYnthesis Suite☆4,316Updated this week
- Spike, a RISC-V ISA Simulator☆3,028Feb 26, 2026Updated last week
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- VeeR EL2 Core☆321Updated this week
- ☆197Dec 14, 2023Updated 2 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆596Jan 3, 2026Updated 2 months ago
- A small, light weight, RISC CPU soft core☆1,514Dec 8, 2025Updated 3 months ago
- 32-bit Superscalar RISC-V CPU☆1,183Sep 18, 2021Updated 4 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆376Oct 19, 2023Updated 2 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆336Dec 11, 2024Updated last year
- Rocket Chip Generator☆3,705Feb 25, 2026Updated last week
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆184May 8, 2025Updated 10 months ago
- Working Draft of the RISC-V Debug Specification Standard☆505Mar 1, 2026Updated last week
- RISC-V Processor Trace Specification☆208Feb 27, 2026Updated last week
- Verilog library for ASIC and FPGA designers☆1,395May 8, 2024Updated last year