YosysHQ / picorv32
PicoRV32 - A Size-Optimized RISC-V CPU
☆3,465Updated 10 months ago
Alternatives and similar repositories for picorv32:
Users that are interested in picorv32 are comparing it to the libraries listed below
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,754Updated 2 weeks ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,299Updated this week
- A small, light weight, RISC CPU soft core☆1,395Updated 3 months ago
- SERV - The SErial RISC-V CPU☆1,576Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,530Updated last week
- RISC-V CPU Core (RV32IM)☆1,436Updated 3 years ago
- A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent …☆1,753Updated this week
- Scala based HDL☆1,781Updated this week
- 32-bit Superscalar RISC-V CPU☆1,011Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,063Updated 2 months ago
- Verilog library for ASIC and FPGA designers☆1,279Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,882Updated this week
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux☆2,455Updated this week
- Random instruction generator for RISC-V processor verification☆1,110Updated 3 months ago
- cocotb: Python-based chip (RTL) verification☆1,966Updated this week
- Build your hardware, easily!☆3,293Updated this week
- An open-source microcontroller system based on RISC-V☆952Updated last year
- VeeR EH1 core☆875Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆912Updated 5 months ago
- RISC-V Cores, SoC platforms and SoCs☆875Updated 4 years ago
- nextpnr portable FPGA place and route tool☆1,428Updated this week
- The Ultra-Low Power RISC-V Core☆1,486Updated 7 months ago
- Verilog AXI components for FPGA implementation☆1,709Updated 2 months ago
- Yosys Open SYnthesis Suite☆3,792Updated this week
- GPGPU microprocessor architecture☆2,074Updated 6 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,267Updated this week
- Linux on LiteX-VexRiscv☆635Updated last month
- Various HDL (Verilog) IP Cores☆781Updated 3 years ago
- Rocket Chip Generator☆3,437Updated 3 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,280Updated 3 weeks ago