PicoRV32 - A Size-Optimized RISC-V CPU
☆4,248Jun 27, 2024Updated 2 years ago
Alternatives and similar repositories for picorv32
Users that are interested in picorv32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,185Feb 11, 2026Updated 4 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,579May 12, 2026Updated last month
- SERV - The SErial RISC-V CPU☆1,826Jun 17, 2026Updated 3 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,997Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,944Jul 2, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Rocket Chip Generator☆3,803Jun 2, 2026Updated last month
- Yosys Open SYnthesis Suite☆4,566Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆988Nov 15, 2024Updated last year
- RISC-V CPU Core (RV32IM)☆1,743Sep 18, 2021Updated 4 years ago
- 32-bit Superscalar RISC-V CPU☆1,270Sep 18, 2021Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,258May 29, 2026Updated last month
- Build your hardware, easily!☆3,978Updated this week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,849Mar 24, 2021Updated 5 years ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,168Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An open-source microcontroller system based on RISC-V☆1,047Feb 6, 2024Updated 2 years ago
- A small, light weight, RISC CPU soft core☆1,559Dec 8, 2025Updated 7 months ago
- The Ultra-Low Power RISC-V Core☆1,867Aug 6, 2025Updated 11 months ago
- VeeR EH1 core☆952May 29, 2023Updated 3 years ago
- nextpnr portable FPGA place and route tool☆1,704Jun 21, 2026Updated 2 weeks ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,194Jun 26, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,429Updated this week
- Chisel: A Modern Hardware Design Language☆4,711Updated this week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,571Nov 18, 2025Updated 7 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RISC-V CPU Core☆441Jun 24, 2025Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,616Updated this week
- Verilog library for ASIC and FPGA designers☆1,431May 8, 2024Updated 2 years ago
- Verilog AXI components for FPGA implementation☆2,082Feb 27, 2025Updated last year
- Verilog Ethernet components for FPGA implementation☆3,020Feb 27, 2025Updated last year
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,175Feb 26, 2026Updated 4 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆294Jul 28, 2020Updated 5 years ago
- cocotb: Python-based chip (RTL) verification☆2,430Updated this week
- RISC-V Cores, SoC platforms and SoCs☆928Mar 26, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Verilator open-source SystemVerilog simulator and lint system☆3,707Jun 30, 2026Updated last week
- Icarus Verilog☆3,515Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,309Jun 26, 2026Updated last week
- Linux on LiteX-VexRiscv☆723Jun 22, 2026Updated 2 weeks ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆316May 25, 2023Updated 3 years ago
- GNU toolchain for RISC-V, including GCC☆4,553Jun 6, 2026Updated last month
- Scala based HDL☆2,012Jun 20, 2026Updated 2 weeks ago