PicoRV32 - A Size-Optimized RISC-V CPU
☆4,217Jun 27, 2024Updated last year
Alternatives and similar repositories for picorv32
Users that are interested in picorv32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,166Feb 11, 2026Updated 4 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,570May 12, 2026Updated last month
- SERV - The SErial RISC-V CPU☆1,812Feb 19, 2026Updated 3 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,969Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,918Jun 11, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Rocket Chip Generator☆3,795Jun 2, 2026Updated 2 weeks ago
- Yosys Open SYnthesis Suite☆4,531Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆982Nov 15, 2024Updated last year
- RISC-V CPU Core (RV32IM)☆1,737Sep 18, 2021Updated 4 years ago
- 32-bit Superscalar RISC-V CPU☆1,259Sep 18, 2021Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,247May 29, 2026Updated 2 weeks ago
- Build your hardware, easily!☆3,953Updated this week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,844Mar 24, 2021Updated 5 years ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,143Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- An open-source microcontroller system based on RISC-V☆1,040Feb 6, 2024Updated 2 years ago
- A small, light weight, RISC CPU soft core☆1,552Dec 8, 2025Updated 6 months ago
- The Ultra-Low Power RISC-V Core☆1,860Aug 6, 2025Updated 10 months ago
- VeeR EH1 core☆949May 29, 2023Updated 3 years ago
- nextpnr portable FPGA place and route tool☆1,694Jun 5, 2026Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,181Mar 11, 2026Updated 3 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,422Updated this week
- Chisel: A Modern Hardware Design Language☆4,687Updated this week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,550Nov 18, 2025Updated 7 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RISC-V CPU Core☆436Jun 24, 2025Updated 11 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,599Updated this week
- Verilog library for ASIC and FPGA designers☆1,421May 8, 2024Updated 2 years ago
- Verilog AXI components for FPGA implementation☆2,075Feb 27, 2025Updated last year
- Verilog Ethernet components for FPGA implementation☆2,988Feb 27, 2025Updated last year
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,171Feb 26, 2026Updated 3 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆291Jul 28, 2020Updated 5 years ago
- cocotb: Python-based chip (RTL) verification☆2,407Updated this week
- RISC-V Cores, SoC platforms and SoCs☆929Mar 26, 2021Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Verilator open-source SystemVerilog simulator and lint system☆3,693Updated this week
- Icarus Verilog☆3,502Jun 10, 2026Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,285Jun 8, 2026Updated last week
- Linux on LiteX-VexRiscv☆720May 28, 2026Updated 3 weeks ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆316May 25, 2023Updated 3 years ago
- GNU toolchain for RISC-V, including GCC☆4,527Jun 6, 2026Updated last week
- Scala based HDL☆2,000Jun 10, 2026Updated last week