PicoRV32 - A Size-Optimized RISC-V CPU
☆4,340Jul 31, 2026Updated 2 weeks ago
Alternatives and similar repositories for picorv32
Users that are interested in picorv32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,231Feb 11, 2026Updated 6 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,598May 12, 2026Updated 3 months ago
- SERV - The SErial RISC-V CPU☆1,863Jul 10, 2026Updated last month
- Rocket Chip Generator☆3,848Jun 2, 2026Updated 2 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,068Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,015Aug 11, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,682Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆995Nov 15, 2024Updated last year
- RISC-V CPU Core (RV32IM)☆1,765Sep 18, 2021Updated 4 years ago
- 32-bit Superscalar RISC-V CPU☆1,290Sep 18, 2021Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,274May 29, 2026Updated 2 months ago
- Build your hardware, easily!☆4,051Aug 6, 2026Updated last week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,850Mar 24, 2021Updated 5 years ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,236Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An open-source microcontroller system based on RISC-V☆1,059Feb 6, 2024Updated 2 years ago
- A small, light weight, RISC CPU soft core☆1,573Dec 8, 2025Updated 8 months ago
- The Ultra-Low Power RISC-V Core☆1,899Aug 6, 2025Updated last year
- VeeR EH1 core☆961Jul 16, 2026Updated last month
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,220Aug 11, 2026Updated last week
- nextpnr portable FPGA place and route tool☆1,726Updated this week
- Chisel: A Modern Hardware Design Language☆4,760Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,451Aug 11, 2026Updated last week
- RISC-V CPU Core☆443Jun 24, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,643Nov 18, 2025Updated 9 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,659Aug 5, 2026Updated last week
- Verilog library for ASIC and FPGA designers☆1,436May 8, 2024Updated 2 years ago
- Verilog AXI components for FPGA implementation☆2,116Feb 27, 2025Updated last year
- Verilog Ethernet components for FPGA implementation☆3,071Feb 27, 2025Updated last year
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆296Jul 28, 2020Updated 6 years ago
- Source files for SiFive's Freedom platforms☆1,145Jul 17, 2026Updated last month
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,358Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,181Feb 26, 2026Updated 5 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- RISC-V Cores, SoC platforms and SoCs☆927Mar 26, 2021Updated 5 years ago
- cocotb: Python-based chip (RTL) verification☆2,471Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,854Updated this week
- Icarus Verilog☆3,596Updated this week
- 32-bit RISC-V system on chip for iCE40 FPGAs☆317May 25, 2023Updated 3 years ago
- A directory of Western Digital’s RISC-V SweRV Cores☆882Mar 26, 2020Updated 6 years ago
- GNU toolchain for RISC-V, including GCC☆4,586Updated this week