YosysHQ / picorv32Links
PicoRV32 - A Size-Optimized RISC-V CPU
☆3,640Updated last year
Alternatives and similar repositories for picorv32
Users that are interested in picorv32 are comparing it to the libraries listed below
Sorting:
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,849Updated last month
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,391Updated last month
- A small, light weight, RISC CPU soft core☆1,451Updated 2 weeks ago
- RISC-V CPU Core (RV32IM)☆1,519Updated 3 years ago
- SERV - The SErial RISC-V CPU☆1,630Updated 2 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,615Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,597Updated last week
- Verilog library for ASIC and FPGA designers☆1,330Updated last year
- 32-bit Superscalar RISC-V CPU☆1,086Updated 3 years ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,836Updated this week
- RISC-V Cores, SoC platforms and SoCs☆895Updated 4 years ago
- The Ultra-Low Power RISC-V Core☆1,571Updated 3 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,110Updated 3 months ago
- Scala based HDL☆1,840Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,960Updated 3 months ago
- cocotb: Python-based chip (RTL) verification☆2,065Updated this week
- Rocket Chip Generator☆3,521Updated 2 months ago
- nextpnr portable FPGA place and route tool☆1,494Updated this week
- Random instruction generator for RISC-V processor verification☆1,153Updated 2 months ago
- Yosys Open SYnthesis Suite☆3,994Updated this week
- RISC-V Tools (ISA Simulator and Tests)☆1,172Updated 2 years ago
- VeeR EH1 core☆889Updated 2 years ago
- An open-source microcontroller system based on RISC-V☆971Updated last year
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,325Updated this week
- Build your hardware, easily!☆3,466Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,937Updated last week
- Verilog AXI components for FPGA implementation☆1,795Updated 5 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,036Updated this week
- Must-have verilog systemverilog modules☆1,828Updated 3 weeks ago