YosysHQ / picorv32
PicoRV32 - A Size-Optimized RISC-V CPU
☆3,132Updated 4 months ago
Related projects ⓘ
Alternatives and complementary repositories for picorv32
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,501Updated 2 weeks ago
- A small, light weight, RISC CPU soft core☆1,299Updated 3 weeks ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,115Updated 3 weeks ago
- SERV - The SErial RISC-V CPU☆1,435Updated 3 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,371Updated last month
- 32-bit Superscalar RISC-V CPU☆863Updated 3 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,736Updated last month
- Verilog library for ASIC and FPGA designers☆1,183Updated 6 months ago
- VeeR EH1 core☆818Updated last year
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux☆2,273Updated this week
- cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python☆1,802Updated this week
- A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent …☆1,592Updated this week
- RISC-V CPU Core (RV32IM)☆1,255Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆959Updated 3 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,199Updated this week
- Random instruction generator for RISC-V processor verification☆1,017Updated 2 months ago
- Source files for SiFive's Freedom platforms☆1,111Updated 3 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆860Updated last month
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,639Updated this week
- Scala based HDL☆1,663Updated this week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆624Updated last week
- RISC-V Cores, SoC platforms and SoCs☆836Updated 3 years ago
- Build your hardware, easily!☆2,992Updated this week
- nextpnr portable FPGA place and route tool☆1,305Updated 2 weeks ago
- Universal utility for programming FPGA☆1,213Updated this week
- An open-source microcontroller system based on RISC-V☆890Updated 9 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,371Updated 3 weeks ago
- The Ultra-Low Power RISC-V Core☆1,268Updated last month
- Rocket Chip Generator☆3,251Updated last week
- OpenXuantie - OpenC910 Core☆1,161Updated 4 months ago