PicoRV32 - A Size-Optimized RISC-V CPU
☆4,384Sep 7, 2026Updated this week
Alternatives and similar repositories for picorv32
Users that are interested in picorv32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,245Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,604Updated this week
- SERV - The SErial RISC-V CPU☆1,881Aug 25, 2026Updated 2 weeks ago
- Rocket Chip Generator☆3,857Jun 2, 2026Updated 3 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,096Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,042Updated this week
- Yosys Open SYnthesis Suite☆4,745Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,000Nov 15, 2024Updated last year
- RISC-V CPU Core (RV32IM)☆1,784Sep 18, 2021Updated 4 years ago
- 32-bit Superscalar RISC-V CPU☆1,304Sep 18, 2021Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,286Aug 26, 2026Updated last week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,852Mar 24, 2021Updated 5 years ago
- Build your hardware, easily!☆4,075Updated this week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,258Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An open-source microcontroller system based on RISC-V☆1,064Feb 6, 2024Updated 2 years ago
- A small, light weight, RISC CPU soft core☆1,580Aug 19, 2026Updated 2 weeks ago
- The Ultra-Low Power RISC-V Core☆1,910Aug 6, 2025Updated last year
- VeeR EH1 core☆966Jul 16, 2026Updated last month
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,233Aug 31, 2026Updated last week
- nextpnr portable FPGA place and route tool☆1,750Updated this week
- Chisel: A Modern Hardware Design Language☆4,778Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,454Updated this week
- RISC-V CPU Core☆445Jun 24, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,674Nov 18, 2025Updated 9 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,685Updated this week
- Verilog library for ASIC and FPGA designers☆1,437May 8, 2024Updated 2 years ago
- Verilog AXI components for FPGA implementation☆2,128Feb 27, 2025Updated last year
- Verilog Ethernet components for FPGA implementation☆3,084Feb 27, 2025Updated last year
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆297Jul 28, 2020Updated 6 years ago
- Source files for SiFive's Freedom platforms☆1,147Jul 17, 2026Updated last month
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,381Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,184Feb 26, 2026Updated 6 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- RISC-V Cores, SoC platforms and SoCs☆926Mar 26, 2021Updated 5 years ago
- cocotb: Python-based chip (RTL) verification☆2,496Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,914Updated this week
- Icarus Verilog☆3,630Updated this week
- Linux on LiteX-VexRiscv☆735Aug 27, 2026Updated last week
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 3 years ago
- GNU toolchain for RISC-V, including GCC☆4,602Aug 27, 2026Updated last week