YosysHQ / picorv32View external linksLinks
PicoRV32 - A Size-Optimized RISC-V CPU
☆3,945Jun 27, 2024Updated last year
Alternatives and similar repositories for picorv32
Users that are interested in picorv32 are comparing it to the libraries listed below
Sorting:
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,008Dec 15, 2025Updated 2 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,489Jan 7, 2026Updated last month
- SERV - The SErial RISC-V CPU☆1,751Updated this week
- Yosys Open SYnthesis Suite☆4,286Updated this week
- Rocket Chip Generator☆3,677Jan 9, 2026Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,764Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,797Feb 10, 2026Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆963Nov 15, 2024Updated last year
- Build your hardware, easily!☆3,722Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,183May 26, 2025Updated 8 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,983Updated this week
- 32-bit Superscalar RISC-V CPU☆1,178Sep 18, 2021Updated 4 years ago
- RISC-V CPU Core (RV32IM)☆1,640Sep 18, 2021Updated 4 years ago
- A small, light weight, RISC CPU soft core☆1,507Dec 8, 2025Updated 2 months ago
- nextpnr portable FPGA place and route tool☆1,612Updated this week
- An open-source microcontroller system based on RISC-V☆1,007Feb 6, 2024Updated 2 years ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,811Mar 24, 2021Updated 4 years ago
- VeeR EH1 core☆923May 29, 2023Updated 2 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,387Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,072Feb 5, 2026Updated last week
- The Ultra-Low Power RISC-V Core☆1,733Aug 6, 2025Updated 6 months ago
- Chisel: A Modern Hardware Design Language☆4,567Updated this week
- Verilog library for ASIC and FPGA designers☆1,393May 8, 2024Updated last year
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,130Sep 22, 2025Updated 4 months ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,392Nov 18, 2025Updated 2 months ago
- Scala based HDL☆1,922Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,492Updated this week
- Verilog Ethernet components for FPGA implementation☆2,850Feb 27, 2025Updated 11 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,356Updated this week
- RISC-V CPU Core☆405Jun 24, 2025Updated 7 months ago
- Icarus Verilog☆3,324Feb 9, 2026Updated last week
- Universal utility for programming FPGA☆1,546Updated this week
- cocotb: Python-based chip (RTL) verification☆2,251Feb 10, 2026Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,138Updated this week
- Linux on LiteX-VexRiscv☆685Dec 29, 2025Updated last month
- A Python toolbox for building complex digital hardware☆1,322Jan 5, 2026Updated last month
- Verilog AXI components for FPGA implementation☆1,960Feb 27, 2025Updated 11 months ago
- GPGPU microprocessor architecture☆2,177Nov 8, 2024Updated last year
- RISC-V Formal Verification Framework☆624Apr 6, 2022Updated 3 years ago