PicoRV32 - A Size-Optimized RISC-V CPU
☆4,385Sep 7, 2026Updated 3 weeks ago
Alternatives and similar repositories for picorv32
Users that are interested in picorv32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,277Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,615Sep 4, 2026Updated 3 weeks ago
- SERV - The SErial RISC-V CPU☆1,893Aug 25, 2026Updated last month
- Rocket Chip Generator☆3,878Sep 13, 2026Updated 2 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,137Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,072Updated this week
- Yosys Open SYnthesis Suite☆4,778Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,004Nov 15, 2024Updated last year
- RISC-V CPU Core (RV32IM)☆1,797Sep 18, 2021Updated 5 years ago
- 32-bit Superscalar RISC-V CPU☆1,313Sep 18, 2021Updated 5 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,301Aug 26, 2026Updated last month
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,853Mar 24, 2021Updated 5 years ago
- Build your hardware, easily!☆4,136Updated this week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,282Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- An open-source microcontroller system based on RISC-V☆1,070Feb 6, 2024Updated 2 years ago
- A small, light weight, RISC CPU soft core☆1,588Sep 16, 2026Updated last week
- The Ultra-Low Power RISC-V Core☆1,928Updated this week
- VeeR EH1 core☆969Jul 16, 2026Updated 2 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,248Sep 11, 2026Updated 2 weeks ago
- nextpnr portable FPGA place and route tool☆1,760Updated this week
- Chisel: A Modern Hardware Design Language☆4,797Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,465Updated this week
- RISC-V CPU Core☆451Jun 24, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,709Nov 18, 2025Updated 10 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,709Updated this week
- Verilog library for ASIC and FPGA designers☆1,442May 8, 2024Updated 2 years ago
- Verilog AXI components for FPGA implementation☆2,148Feb 27, 2025Updated last year
- Verilog Ethernet components for FPGA implementation☆3,109Feb 27, 2025Updated last year
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆298Jul 28, 2020Updated 6 years ago
- Source files for SiFive's Freedom platforms☆1,147Jul 17, 2026Updated 2 months ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,188Sep 21, 2026Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,410Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- RISC-V Cores, SoC platforms and SoCs☆928Mar 26, 2021Updated 5 years ago
- cocotb: Python-based chip (RTL) verification☆2,522Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,964Updated this week
- Icarus Verilog☆3,662Updated this week
- Linux on LiteX-VexRiscv☆736Sep 15, 2026Updated 2 weeks ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 3 years ago
- A directory of Western Digital’s RISC-V SweRV Cores☆883Mar 26, 2020Updated 6 years ago