YosysHQ / picorv32Links
PicoRV32 - A Size-Optimized RISC-V CPU
☆3,766Updated last year
Alternatives and similar repositories for picorv32
Users that are interested in picorv32 are comparing it to the libraries listed below
Sorting:
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,908Updated 3 weeks ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,434Updated 4 months ago
- SERV - The SErial RISC-V CPU☆1,669Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,669Updated last month
- A small, light weight, RISC CPU soft core☆1,476Updated 3 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,681Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,138Updated 5 months ago
- Verilog library for ASIC and FPGA designers☆1,354Updated last year
- Scala based HDL☆1,871Updated last week
- RISC-V CPU Core (RV32IM)☆1,572Updated 4 years ago
- 32-bit Superscalar RISC-V CPU☆1,121Updated 4 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,006Updated 6 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,902Updated last week
- cocotb: Python-based chip (RTL) verification☆2,141Updated this week
- Random instruction generator for RISC-V processor verification☆1,196Updated last month
- VeeR EH1 core☆906Updated 2 years ago
- The Ultra-Low Power RISC-V Core☆1,644Updated 3 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,029Updated 2 weeks ago
- An open-source microcontroller system based on RISC-V☆988Updated last year
- Rocket Chip Generator☆3,612Updated 2 months ago
- RISC-V Cores, SoC platforms and SoCs☆902Updated 4 years ago
- nextpnr portable FPGA place and route tool☆1,547Updated last week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆675Updated 4 months ago
- Yosys Open SYnthesis Suite☆4,122Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆939Updated last year
- OpenXuantie - OpenC910 Core☆1,342Updated last year
- RISC-V Tools (ISA Simulator and Tests)☆1,167Updated 2 years ago
- ☆1,080Updated last week
- Build your hardware, easily!☆3,603Updated this week
- Verilog AXI components for FPGA implementation☆1,841Updated 8 months ago