PicoRV32 - A Size-Optimized RISC-V CPU
☆4,309Jul 31, 2026Updated last week
Alternatives and similar repositories for picorv32
Users that are interested in picorv32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,218Feb 11, 2026Updated 5 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,597May 12, 2026Updated 2 months ago
- SERV - The SErial RISC-V CPU☆1,852Jul 10, 2026Updated last month
- Rocket Chip Generator☆3,840Jun 2, 2026Updated 2 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,060Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,004Jul 28, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,656Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆992Nov 15, 2024Updated last year
- RISC-V CPU Core (RV32IM)☆1,763Sep 18, 2021Updated 4 years ago
- 32-bit Superscalar RISC-V CPU☆1,286Sep 18, 2021Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,274May 29, 2026Updated 2 months ago
- Build your hardware, easily!☆4,034Updated this week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,850Mar 24, 2021Updated 5 years ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,221Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An open-source microcontroller system based on RISC-V☆1,057Feb 6, 2024Updated 2 years ago
- A small, light weight, RISC CPU soft core☆1,570Dec 8, 2025Updated 8 months ago
- The Ultra-Low Power RISC-V Core☆1,893Aug 6, 2025Updated last year
- VeeR EH1 core☆960Jul 16, 2026Updated 3 weeks ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,213Jul 22, 2026Updated 2 weeks ago
- nextpnr portable FPGA place and route tool☆1,723Updated this week
- Chisel: A Modern Hardware Design Language☆4,754Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,446Updated this week
- RISC-V CPU Core☆443Jun 24, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,636Nov 18, 2025Updated 8 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,650Updated this week
- Verilog library for ASIC and FPGA designers☆1,435May 8, 2024Updated 2 years ago
- Verilog AXI components for FPGA implementation☆2,109Feb 27, 2025Updated last year
- Verilog Ethernet components for FPGA implementation☆3,058Feb 27, 2025Updated last year
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆294Jul 28, 2020Updated 6 years ago
- Source files for SiFive's Freedom platforms☆1,145Jul 17, 2026Updated 3 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,350Jul 29, 2026Updated last week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,179Feb 26, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V Cores, SoC platforms and SoCs☆927Mar 26, 2021Updated 5 years ago
- cocotb: Python-based chip (RTL) verification☆2,470Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,826Updated this week
- Icarus Verilog☆3,583Updated this week
- 32-bit RISC-V system on chip for iCE40 FPGAs☆317May 25, 2023Updated 3 years ago
- A directory of Western Digital’s RISC-V SweRV Cores☆882Mar 26, 2020Updated 6 years ago
- GNU toolchain for RISC-V, including GCC☆4,585Jul 15, 2026Updated 3 weeks ago