PicoRV32 - A Size-Optimized RISC-V CPU
☆3,986Jun 27, 2024Updated last year
Alternatives and similar repositories for picorv32
Users that are interested in picorv32 are comparing it to the libraries listed below
Sorting:
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 3 weeks ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,498Jan 7, 2026Updated 2 months ago
- SERV - The SErial RISC-V CPU☆1,761Feb 19, 2026Updated 2 weeks ago
- Yosys Open SYnthesis Suite☆4,316Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,785Feb 17, 2026Updated 2 weeks ago
- Rocket Chip Generator☆3,705Feb 25, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Feb 25, 2026Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆964Nov 15, 2024Updated last year
- Build your hardware, easily!☆3,747Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,190May 26, 2025Updated 9 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,999Updated this week
- 32-bit Superscalar RISC-V CPU☆1,183Sep 18, 2021Updated 4 years ago
- RISC-V CPU Core (RV32IM)☆1,656Sep 18, 2021Updated 4 years ago
- A small, light weight, RISC CPU soft core☆1,514Dec 8, 2025Updated 3 months ago
- nextpnr portable FPGA place and route tool☆1,627Updated this week
- An open-source microcontroller system based on RISC-V☆1,010Feb 6, 2024Updated 2 years ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,815Mar 24, 2021Updated 4 years ago
- VeeR EH1 core☆929May 29, 2023Updated 2 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,391Feb 13, 2026Updated 3 weeks ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,083Feb 5, 2026Updated last month
- The Ultra-Low Power RISC-V Core☆1,748Aug 6, 2025Updated 7 months ago
- Chisel: A Modern Hardware Design Language☆4,598Feb 28, 2026Updated last week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,132Feb 26, 2026Updated last week
- Verilog library for ASIC and FPGA designers☆1,395May 8, 2024Updated last year
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,416Nov 18, 2025Updated 3 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Feb 25, 2026Updated last week
- Scala based HDL☆1,929Updated this week
- Verilog Ethernet components for FPGA implementation☆2,865Feb 27, 2025Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆3,391Updated this week
- RISC-V CPU Core☆411Jun 24, 2025Updated 8 months ago
- Icarus Verilog☆3,352Updated this week
- Universal utility for programming FPGA☆1,562Updated this week
- cocotb: Python-based chip (RTL) verification☆2,271Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,160Updated this week
- Linux on LiteX-VexRiscv☆689Feb 16, 2026Updated 3 weeks ago
- A Python toolbox for building complex digital hardware☆1,322Jan 5, 2026Updated 2 months ago
- Verilog AXI components for FPGA implementation☆1,970Feb 27, 2025Updated last year
- GPGPU microprocessor architecture☆2,180Nov 8, 2024Updated last year
- RISC-V Formal Verification Framework☆624Apr 6, 2022Updated 3 years ago