The root repo for lowRISC project and FPGA demos.
☆602Aug 3, 2023Updated 3 years ago
Alternatives and similar repositories for lowrisc-chip
Users that are interested in lowrisc-chip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Oct 2, 2019Updated 6 years ago
- Rocket Chip Generator☆3,840Jun 2, 2026Updated 2 months ago
- An open-source microcontroller system based on RISC-V☆1,057Feb 6, 2024Updated 2 years ago
- Source files for SiFive's Freedom platforms☆1,145Jul 17, 2026Updated 3 weeks ago
- FPGA demo for Digilent NEXYS 4 board☆22Oct 2, 2019Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- RISC-V CPU Core☆443Jun 24, 2025Updated last year
- educational microarchitectures for risc-v isa☆753Sep 1, 2025Updated 11 months ago
- A directory of Western Digital’s RISC-V SweRV Cores☆882Mar 26, 2020Updated 6 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,060Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆992Nov 15, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,218Feb 11, 2026Updated 5 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,213Jul 22, 2026Updated 2 weeks ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,274May 29, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,309Jul 31, 2026Updated last week
- Z-scale Microarchitectural Implementation of RV32 ISA☆55May 30, 2017Updated 9 years ago
- Chisel: A Modern Hardware Design Language☆4,754Updated this week
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆223Jan 23, 2020Updated 6 years ago
- RISC-V Formal Verification Framework☆633Apr 6, 2022Updated 4 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆693Jul 16, 2025Updated last year
- Support for Rocket Chip on Zynq FPGAs☆422Jan 29, 2019Updated 7 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆587Jun 6, 2026Updated 2 months ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,004Jul 28, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Common RTL blocks used in SiFive's projects☆193May 13, 2022Updated 4 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆103Nov 22, 2019Updated 6 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,194Dec 22, 2022Updated 3 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,446Updated this week
- ☆139May 13, 2022Updated 4 years ago
- ☆111Oct 19, 2018Updated 7 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,032Jun 26, 2026Updated last month
- ☆246Nov 30, 2016Updated 9 years ago
- VeeR EH1 core☆960Jul 16, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- chisel tutorial exercises and answers☆757Jan 6, 2022Updated 4 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆425Jul 10, 2026Updated last month
- Documentation for the BOOM processor☆47Mar 8, 2017Updated 9 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆32Oct 30, 2015Updated 10 years ago
- GPGPU microprocessor architecture☆2,213Nov 8, 2024Updated last year
- RTL, Cmodel, and testbench for NVDLA☆2,134Mar 2, 2022Updated 4 years ago
- RISC-V Linux Port☆607Apr 12, 2019Updated 7 years ago