The root repo for lowRISC project and FPGA demos.
☆601Aug 3, 2023Updated 3 years ago
Alternatives and similar repositories for lowrisc-chip
Users that are interested in lowrisc-chip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆56Oct 2, 2019Updated 7 years ago
- Rocket Chip Generator☆3,881Sep 13, 2026Updated 3 weeks ago
- An open-source microcontroller system based on RISC-V☆1,070Feb 6, 2024Updated 2 years ago
- Source files for SiFive's Freedom platforms☆1,148Jul 17, 2026Updated 2 months ago
- FPGA demo for Digilent NEXYS 4 board☆22Oct 2, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RISC-V CPU Core☆452Jun 24, 2025Updated last year
- educational microarchitectures for risc-v isa☆759Sep 1, 2025Updated last year
- A directory of Western Digital’s RISC-V SweRV Cores☆883Mar 26, 2020Updated 6 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,150Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,006Nov 15, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,281Sep 27, 2026Updated last week
- Flexible Intermediate Representation for RTL☆746Aug 20, 2024Updated 2 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,257Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,309Oct 1, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,391Sep 7, 2026Updated last month
- Z-scale Microarchitectural Implementation of RV32 ISA☆55May 30, 2017Updated 9 years ago
- Chisel: A Modern Hardware Design Language☆4,807Updated this week
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆224Jan 23, 2020Updated 6 years ago
- RISC-V Formal Verification Framework☆634Apr 6, 2022Updated 4 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆697Jul 16, 2025Updated last year
- Support for Rocket Chip on Zynq FPGAs☆424Jan 29, 2019Updated 7 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆593Jun 6, 2026Updated 4 months ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,087Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Common RTL blocks used in SiFive's projects☆194May 13, 2022Updated 4 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆103Nov 22, 2019Updated 6 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,195Dec 22, 2022Updated 3 years ago
- ☆139May 13, 2022Updated 4 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,472Sep 25, 2026Updated 2 weeks ago
- ☆111Oct 19, 2018Updated 7 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,045Updated this week
- ☆245Nov 30, 2016Updated 9 years ago
- VeeR EH1 core☆971Jul 16, 2026Updated 2 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- chisel tutorial exercises and answers☆757Jan 6, 2022Updated 4 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆427Updated this week
- Documentation for the BOOM processor☆47Mar 8, 2017Updated 9 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆32Oct 30, 2015Updated 10 years ago
- GPGPU microprocessor architecture☆2,226Nov 8, 2024Updated last year
- RTL, Cmodel, and testbench for NVDLA☆2,176Mar 2, 2022Updated 4 years ago
- RISC-V Linux Port☆607Apr 12, 2019Updated 7 years ago