lowRISC / lowrisc-chipLinks
The root repo for lowRISC project and FPGA demos.
☆602Updated 2 years ago
Alternatives and similar repositories for lowrisc-chip
Users that are interested in lowrisc-chip are comparing it to the libraries listed below
Sorting:
- mor1kx - an OpenRISC 1000 processor IP core☆554Updated last month
- A directory of Western Digital’s RISC-V SweRV Cores☆873Updated 5 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated 2 months ago
- RISC-V Formal Verification Framework☆610Updated 3 years ago
- Support for Rocket Chip on Zynq FPGAs☆411Updated 6 years ago
- educational microarchitectures for risc-v isa☆719Updated last month
- VeeR EH1 core☆898Updated 2 years ago
- An open-source microcontroller system based on RISC-V☆976Updated last year
- RISC-V Cores, SoC platforms and SoCs☆898Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,123Updated 4 months ago
- RISC-V CPU Core☆387Updated 3 months ago
- Flexible Intermediate Representation for RTL☆748Updated last year
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆327Updated 3 years ago
- The OpenPiton Platform☆730Updated last week
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆413Updated last week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆440Updated 4 months ago
- chisel tutorial exercises and answers☆735Updated 3 years ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆363Updated 8 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,635Updated last week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆513Updated 10 months ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆374Updated last year
- Random instruction generator for RISC-V processor verification☆1,175Updated this week
- ☆250Updated 8 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆935Updated 10 months ago
- OpenRISC 1200 implementation☆174Updated 9 years ago
- GPL v3 2D/3D graphics engine in verilog☆675Updated 11 years ago
- Verilog library for ASIC and FPGA designers☆1,339Updated last year
- A Linux-capable RISC-V multicore for and by the world☆738Updated last week
- Working Draft of the RISC-V Debug Specification Standard☆496Updated 2 weeks ago
- A simple RISC-V processor for use in FPGA designs.☆279Updated last year