lowRISC / lowrisc-chipLinks
The root repo for lowRISC project and FPGA demos.
☆600Updated 2 years ago
Alternatives and similar repositories for lowrisc-chip
Users that are interested in lowrisc-chip are comparing it to the libraries listed below
Sorting:
- mor1kx - an OpenRISC 1000 processor IP core☆556Updated 2 months ago
- A directory of Western Digital’s RISC-V SweRV Cores☆872Updated 5 years ago
- RISC-V Formal Verification Framework☆610Updated 3 years ago
- VeeR EH1 core☆901Updated 2 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆672Updated 3 months ago
- An open-source microcontroller system based on RISC-V☆981Updated last year
- Support for Rocket Chip on Zynq FPGAs☆411Updated 6 years ago
- educational microarchitectures for risc-v isa☆720Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,130Updated 4 months ago
- RISC-V Cores, SoC platforms and SoCs☆897Updated 4 years ago
- RISC-V CPU Core☆389Updated 3 months ago
- Flexible Intermediate Representation for RTL☆748Updated last year
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆444Updated 5 months ago
- The OpenPiton Platform☆732Updated 3 weeks ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆410Updated last month
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆363Updated 8 years ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆326Updated 3 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,646Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆936Updated 11 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆515Updated 10 months ago
- A Linux-capable RISC-V multicore for and by the world☆741Updated 2 weeks ago
- GPL v3 2D/3D graphics engine in verilog☆678Updated 11 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,344Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆328Updated 10 months ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆374Updated 2 years ago
- Verilog library for ASIC and FPGA designers☆1,341Updated last year
- A small, light weight, RISC CPU soft core☆1,465Updated 2 months ago
- chisel tutorial exercises and answers☆733Updated 3 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆275Updated 5 years ago
- Working Draft of the RISC-V Debug Specification Standard☆491Updated this week