lowRISC / lowrisc-chipLinks
The root repo for lowRISC project and FPGA demos.
☆600Updated last year
Alternatives and similar repositories for lowrisc-chip
Users that are interested in lowrisc-chip are comparing it to the libraries listed below
Sorting:
- mor1kx - an OpenRISC 1000 processor IP core☆538Updated 2 months ago
- VeeR EH1 core☆878Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,077Updated last week
- RISC-V Formal Verification Framework☆602Updated 3 years ago
- Support for Rocket Chip on Zynq FPGAs☆408Updated 6 years ago
- educational microarchitectures for risc-v isa☆714Updated 2 months ago
- A directory of Western Digital’s RISC-V SweRV Cores☆866Updated 5 years ago
- An open-source microcontroller system based on RISC-V☆956Updated last year
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆667Updated 6 months ago
- chisel tutorial exercises and answers☆728Updated 3 years ago
- Flexible Intermediate Representation for RTL☆741Updated 9 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,547Updated 2 weeks ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆368Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆915Updated 6 months ago
- RISC-V Cores, SoC platforms and SoCs☆881Updated 4 years ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆323Updated 3 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆426Updated 2 weeks ago
- RISC-V CPU Core☆325Updated 11 months ago
- A small, light weight, RISC CPU soft core☆1,409Updated 3 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆493Updated 6 months ago
- Verilog library for ASIC and FPGA designers☆1,293Updated last year
- The OpenPiton Platform☆706Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,900Updated 3 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,293Updated this week
- Random instruction generator for RISC-V processor verification☆1,126Updated 3 months ago
- A Linux-capable RISC-V multicore for and by the world☆701Updated last month
- Working Draft of the RISC-V Debug Specification Standard☆490Updated 3 weeks ago
- A simple RISC-V processor for use in FPGA designs.☆274Updated 9 months ago
- OpenRISC 1200 implementation☆168Updated 9 years ago
- Linux on LiteX-VexRiscv☆636Updated 3 weeks ago