An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
☆2,370Aug 19, 2026Updated last week
Alternatives and similar repositories for chipyard
Users that are interested in chipyard are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Rocket Chip Generator☆3,852Jun 2, 2026Updated 2 months ago
- Berkeley's Spatial Array Generator☆1,441Jun 30, 2026Updated 2 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,226Updated this week
- Chisel: A Modern Hardware Design Language☆4,766Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,037Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A template project for beginning new Chisel work☆707Feb 24, 2026Updated 6 months ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,150Sep 10, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,087Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆325Aug 7, 2026Updated 3 weeks ago
- Open-source high-performance RISC-V processor☆7,225Updated this week
- educational microarchitectures for risc-v isa☆754Sep 1, 2025Updated 11 months ago
- Digital Design with Chisel☆929Jul 21, 2026Updated last month
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- chisel tutorial exercises and answers☆757Jan 6, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Flexible Intermediate Representation for RTL☆747Aug 20, 2024Updated 2 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- ☆2,227Updated this week
- ☆390Aug 19, 2026Updated last week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,031Aug 20, 2026Updated last week
- A Library of Chisel3 Tools for Digital Signal Processing☆250Apr 29, 2024Updated 2 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆539Aug 19, 2026Updated last week
- Spike, a RISC-V ISA Simulator☆3,209Updated this week
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Source files for SiFive's Freedom platforms☆1,147Jul 17, 2026Updated last month
- Circuit IR Compilers and Tools☆2,230Updated this week
- RTL, Cmodel, and testbench for NVDLA☆2,141Mar 2, 2022Updated 4 years ago
- Verilator open-source SystemVerilog simulator and lint system☆3,887Updated this week
- The OpenPiton Platform☆810Feb 25, 2026Updated 6 months ago
- The official repository for the gem5 computer-system architecture simulator.☆2,775Updated this week
- Random instruction generator for RISC-V processor verification☆1,350Apr 3, 2026Updated 4 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,233Feb 11, 2026Updated 6 months ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,368Jul 31, 2026Updated 3 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,279Updated this week
- OpenXuantie - OpenC910 Core☆1,472Jun 28, 2024Updated 2 years ago
- Scala based HDL☆2,031Aug 12, 2026Updated 2 weeks ago
- ☆92Aug 14, 2026Updated 2 weeks ago
- VeeR EH1 core☆966Jul 16, 2026Updated last month
- Yosys Open SYnthesis Suite☆4,718Updated this week