An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
☆2,299Jun 22, 2026Updated last week
Alternatives and similar repositories for chipyard
Users that are interested in chipyard are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Rocket Chip Generator☆3,798Jun 2, 2026Updated 3 weeks ago
- Berkeley's Spatial Array Generator☆1,365Jun 24, 2026Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,186Updated this week
- Chisel: A Modern Hardware Design Language☆4,701Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,020Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A template project for beginning new Chisel work☆702Feb 24, 2026Updated 4 months ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,138Sep 10, 2024Updated last year
- Digital Design with Chisel☆923Jun 15, 2026Updated 2 weeks ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆322Mar 6, 2026Updated 3 months ago
- educational microarchitectures for risc-v isa☆748Sep 1, 2025Updated 9 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,983Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆615Aug 9, 2024Updated last year
- chisel tutorial exercises and answers☆753Jan 6, 2022Updated 4 years ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆165Jan 25, 2024Updated 2 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆248Apr 29, 2024Updated 2 years ago
- Open-source high-performance RISC-V processor☆7,106Updated this week
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,933Jun 11, 2026Updated 2 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆526Jun 8, 2026Updated 3 weeks ago
- Spike, a RISC-V ISA Simulator☆3,154Updated this week
- ☆385Jun 14, 2026Updated 2 weeks ago
- Random instruction generator for RISC-V processor verification☆1,316Apr 3, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The OpenPiton Platform☆797Feb 25, 2026Updated 4 months ago
- Circuit IR Compilers and Tools☆2,168Jun 24, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,177Feb 11, 2026Updated 4 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,700Jun 24, 2026Updated last week
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- ☆2,122Updated this week
- RTL, Cmodel, and testbench for NVDLA☆2,104Mar 2, 2022Updated 4 years ago
- The official repository for the gem5 computer-system architecture simulator.☆2,674Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,255May 29, 2026Updated last month
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- VeeR EH1 core☆950May 29, 2023Updated 3 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆920Jun 14, 2026Updated 2 weeks ago
- Scala based HDL☆2,009Jun 20, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,553Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,233Jun 27, 2024Updated 2 years ago
- Chisel examples and code snippets☆282Aug 1, 2022Updated 3 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆236Dec 22, 2025Updated 6 months ago