ucb-bar / chipyard
An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
☆1,817Updated this week
Alternatives and similar repositories for chipyard:
Users that are interested in chipyard are comparing it to the libraries listed below
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,865Updated 2 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,514Updated 2 weeks ago
- 32-bit Superscalar RISC-V CPU☆994Updated 3 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,027Updated 7 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,049Updated 2 months ago
- educational microarchitectures for risc-v isa☆712Updated last month
- chisel tutorial exercises and answers☆720Updated 3 years ago
- Random instruction generator for RISC-V processor verification☆1,097Updated 2 months ago
- VeeR EH1 core☆869Updated last year
- RISC-V CPU Core (RV32IM)☆1,422Updated 3 years ago
- Digital Design with Chisel☆826Updated last week
- OpenXuantie - OpenC910 Core☆1,260Updated 9 months ago
- RISC-V Cores, SoC platforms and SoCs☆871Updated 4 years ago
- The OpenPiton Platform☆695Updated last month
- Rocket Chip Generator☆3,416Updated this week
- ☆976Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆570Updated 8 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,256Updated last week
- Scala based HDL☆1,770Updated this week
- A template project for beginning new Chisel work☆632Updated 2 months ago
- Flexible Intermediate Representation for RTL☆740Updated 8 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆907Updated 5 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,732Updated 2 months ago
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux☆2,440Updated last week
- A Linux-capable RISC-V multicore for and by the world☆682Updated last month
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆920Updated 3 weeks ago
- Berkeley's Spatial Array Generator☆927Updated last week
- SERV - The SErial RISC-V CPU☆1,559Updated last month
- The Ultra-Low Power RISC-V Core☆1,470Updated 6 months ago
- A small, light weight, RISC CPU soft core☆1,385Updated 2 months ago