ucb-bar / chipyardLinks
An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
☆1,999Updated 2 weeks ago
Alternatives and similar repositories for chipyard
Users that are interested in chipyard are comparing it to the libraries listed below
Sorting:
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,069Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,987Updated 5 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,646Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,130Updated 4 months ago
- OpenXuantie - OpenC910 Core☆1,335Updated last year
- Random instruction generator for RISC-V processor verification☆1,180Updated 3 weeks ago
- Digital Design with Chisel☆863Updated last week
- 32-bit Superscalar RISC-V CPU☆1,106Updated 4 years ago
- RISC-V CPU Core (RV32IM)☆1,554Updated 4 years ago
- RISC-V Cores, SoC platforms and SoCs☆897Updated 4 years ago
- educational microarchitectures for risc-v isa☆720Updated last month
- chisel tutorial exercises and answers☆733Updated 3 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,649Updated this week
- VeeR EH1 core☆901Updated 2 years ago
- The OpenPiton Platform☆732Updated last month
- ☆1,069Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,389Updated last week
- Rocket Chip Generator☆3,579Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,897Updated this week
- Scala based HDL☆1,859Updated last week
- A template project for beginning new Chisel work☆664Updated last month
- ☆1,709Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆595Updated last year
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆997Updated 2 months ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆967Updated 4 months ago
- A Linux-capable RISC-V multicore for and by the world☆741Updated 2 weeks ago
- The Ultra-Low Power RISC-V Core☆1,628Updated 2 months ago
- Berkeley's Spatial Array Generator☆1,078Updated last week
- SERV - The SErial RISC-V CPU☆1,659Updated last week
- Flexible Intermediate Representation for RTL☆748Updated last year