An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
☆2,280Jun 3, 2026Updated last week
Alternatives and similar repositories for chipyard
Users that are interested in chipyard are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Rocket Chip Generator☆3,783Jun 2, 2026Updated last week
- Berkeley's Spatial Array Generator☆1,342Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,174Mar 11, 2026Updated 3 months ago
- Chisel: A Modern Hardware Design Language☆4,680Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,019Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A template project for beginning new Chisel work☆701Feb 24, 2026Updated 3 months ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,138Sep 10, 2024Updated last year
- Digital Design with Chisel☆918Apr 30, 2026Updated last month
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆321Mar 6, 2026Updated 3 months ago
- educational microarchitectures for risc-v isa☆748Sep 1, 2025Updated 9 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,960Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆612Aug 9, 2024Updated last year
- chisel tutorial exercises and answers☆753Jan 6, 2022Updated 4 years ago
- Flexible Intermediate Representation for RTL☆750Aug 20, 2024Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆249Apr 29, 2024Updated 2 years ago
- Open-source high-performance RISC-V processor☆7,068Updated this week
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆235Aug 19, 2024Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,907Jun 3, 2026Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆524Updated this week
- Spike, a RISC-V ISA Simulator☆3,136Jun 1, 2026Updated last week
- ☆382Sep 12, 2025Updated 8 months ago
- Random instruction generator for RISC-V processor verification☆1,310Apr 3, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The OpenPiton Platform☆792Feb 25, 2026Updated 3 months ago
- Circuit IR Compilers and Tools☆2,148Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,159Feb 11, 2026Updated 4 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,654Updated this week
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- ☆2,046Updated this week
- RTL, Cmodel, and testbench for NVDLA☆2,102Mar 2, 2022Updated 4 years ago
- The official repository for the gem5 computer-system architecture simulator.☆2,646Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,243May 29, 2026Updated last week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- VeeR EH1 core☆949May 29, 2023Updated 3 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆913Jun 2, 2026Updated last week
- Scala based HDL☆1,996Jun 2, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,513Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,203Jun 27, 2024Updated last year
- Chisel examples and code snippets☆281Aug 1, 2022Updated 3 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆236Dec 22, 2025Updated 5 months ago