An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
☆2,234Apr 29, 2026Updated this week
Alternatives and similar repositories for chipyard
Users that are interested in chipyard are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Rocket Chip Generator☆3,750Apr 21, 2026Updated last week
- Berkeley's Spatial Array Generator☆1,294Mar 29, 2026Updated last month
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,142Mar 11, 2026Updated last month
- Chisel: A Modern Hardware Design Language☆4,644Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,010Mar 9, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A template project for beginning new Chisel work☆697Feb 24, 2026Updated 2 months ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,125Sep 10, 2024Updated last year
- Digital Design with Chisel☆910Apr 16, 2026Updated 2 weeks ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆315Mar 6, 2026Updated last month
- educational microarchitectures for risc-v isa☆747Sep 1, 2025Updated 8 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,906Apr 23, 2026Updated last week
- Simple RISC-V 3-stage Pipeline in Chisel☆607Aug 9, 2024Updated last year
- chisel tutorial exercises and answers☆751Jan 6, 2022Updated 4 years ago
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆246Apr 29, 2024Updated 2 years ago
- Open-source high-performance RISC-V processor☆6,991Updated this week
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,859Apr 14, 2026Updated 2 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆511Apr 24, 2026Updated last week
- Spike, a RISC-V ISA Simulator☆3,079Apr 21, 2026Updated last week
- ☆372Sep 12, 2025Updated 7 months ago
- Random instruction generator for RISC-V processor verification☆1,288Apr 3, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,125Feb 11, 2026Updated 2 months ago
- The OpenPiton Platform☆784Feb 25, 2026Updated 2 months ago
- Circuit IR Compilers and Tools☆2,103Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,568Updated this week
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- ☆1,996Updated this week
- RTL, Cmodel, and testbench for NVDLA☆2,061Mar 2, 2022Updated 4 years ago
- The official repository for the gem5 computer-system architecture simulator.☆2,582Apr 24, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,221Apr 17, 2026Updated 2 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- VeeR EH1 core☆935May 29, 2023Updated 2 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆895Updated this week
- Yosys Open SYnthesis Suite☆4,416Apr 24, 2026Updated last week
- Scala based HDL☆1,977Apr 23, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,121Jun 27, 2024Updated last year
- Chisel examples and code snippets☆277Aug 1, 2022Updated 3 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆238Dec 22, 2025Updated 4 months ago