ucb-bar / chipyard
An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
☆1,800Updated this week
Alternatives and similar repositories for chipyard:
Users that are interested in chipyard are comparing it to the libraries listed below
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,854Updated 2 weeks ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,020Updated 6 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,033Updated last month
- educational microarchitectures for risc-v isa☆709Updated 3 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,507Updated last week
- chisel tutorial exercises and answers☆716Updated 3 years ago
- 32-bit Superscalar RISC-V CPU☆975Updated 3 years ago
- Rocket Chip Generator☆3,387Updated last week
- OpenXuantie - OpenC910 Core☆1,248Updated 9 months ago
- Random instruction generator for RISC-V processor verification☆1,084Updated last month
- A template project for beginning new Chisel work☆627Updated 2 months ago
- Digital Design with Chisel☆820Updated last week
- ☆963Updated last month
- VeeR EH1 core☆865Updated last year
- RISC-V CPU Core (RV32IM)☆1,405Updated 3 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,246Updated last week
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux☆2,419Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆565Updated 7 months ago
- Flexible Intermediate Representation for RTL☆739Updated 7 months ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆921Updated last week
- Berkeley's Spatial Array Generator☆907Updated last month
- RISC-V Tools (ISA Simulator and Tests)☆1,161Updated 2 years ago
- A Linux-capable RISC-V multicore for and by the world☆669Updated last month
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆915Updated last week
- The Ultra-Low Power RISC-V Core☆1,451Updated 5 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆904Updated 4 months ago
- SERV - The SErial RISC-V CPU☆1,516Updated 2 weeks ago
- The OpenPiton Platform☆677Updated 3 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,709Updated last month
- Verilog AXI components for FPGA implementation☆1,659Updated last month