An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
☆2,418Oct 8, 2026Updated this week
Alternatives and similar repositories for chipyard
Users that are interested in chipyard are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Rocket Chip Generator☆3,883Sep 13, 2026Updated 3 weeks ago
- Berkeley's Spatial Array Generator☆1,502Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,257Updated this week
- Chisel: A Modern Hardware Design Language☆4,807Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,047Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A template project for beginning new Chisel work☆708Feb 24, 2026Updated 7 months ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,163Sep 21, 2026Updated 2 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,152Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆328Aug 7, 2026Updated 2 months ago
- Open-source high-performance RISC-V processor☆7,295Updated this week
- educational microarchitectures for risc-v isa☆759Sep 1, 2025Updated last year
- Digital Design with Chisel☆940Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆620Aug 9, 2024Updated 2 years ago
- chisel tutorial exercises and answers☆757Jan 6, 2022Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Flexible Intermediate Representation for RTL☆747Aug 20, 2024Updated 2 years ago
- ☆2,299Updated this week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- ☆392Aug 19, 2026Updated last month
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,090Updated this week
- A Library of Chisel3 Tools for Digital Signal Processing☆250Apr 29, 2024Updated 2 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆552Updated this week
- Spike, a RISC-V ISA Simulator☆3,242Updated this week
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The OpenPiton Platform☆832Feb 25, 2026Updated 7 months ago
- Source files for SiFive's Freedom platforms☆1,148Jul 17, 2026Updated 2 months ago
- RTL, Cmodel, and testbench for NVDLA☆2,179Mar 2, 2022Updated 4 years ago
- Circuit IR Compilers and Tools☆2,255Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆4,001Updated this week
- The official repository for the gem5 computer-system architecture simulator.☆2,859Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,281Sep 27, 2026Updated last week
- Random instruction generator for RISC-V processor verification☆1,363Sep 21, 2026Updated 2 weeks ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,391Sep 7, 2026Updated last month
- OpenXuantie - OpenC910 Core☆1,479Jun 28, 2024Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,309Oct 1, 2026Updated last week
- Scala based HDL☆2,051Updated this week
- ☆92Updated this week
- VeeR EH1 core☆971Jul 16, 2026Updated 2 months ago
- Yosys Open SYnthesis Suite☆4,793Updated this week