An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
☆2,441Oct 17, 2026Updated last week
Alternatives and similar repositories for chipyard
Users that are interested in chipyard are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Rocket Chip Generator☆3,892Sep 13, 2026Updated last month
- Berkeley's Spatial Array Generator☆1,535Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,273Oct 8, 2026Updated 3 weeks ago
- Chisel: A Modern Hardware Design Language☆4,825Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,057Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A template project for beginning new Chisel work☆710Feb 24, 2026Updated 8 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,177Updated this week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,171Sep 21, 2026Updated last month
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆329Aug 7, 2026Updated 2 months ago
- Digital Design with Chisel☆944Updated this week
- Open-source high-performance RISC-V processor☆7,355Updated this week
- chisel tutorial exercises and answers☆758Jan 6, 2022Updated 4 years ago
- educational microarchitectures for risc-v isa☆758Sep 1, 2025Updated last year
- Simple RISC-V 3-stage Pipeline in Chisel☆620Aug 9, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆560Oct 16, 2026Updated 2 weeks ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated 2 years ago
- ☆2,359Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,141Updated this week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- Circuit IR Compilers and Tools☆2,269Updated this week
- Spike, a RISC-V ISA Simulator☆3,268Updated this week
- ☆394Aug 19, 2026Updated 2 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆251Apr 29, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RTL, Cmodel, and testbench for NVDLA☆2,195Mar 2, 2022Updated 4 years ago
- The OpenPiton Platform☆837Updated this week
- Random instruction generator for RISC-V processor verification☆1,373Updated this week
- The official repository for the gem5 computer-system architecture simulator.☆2,899Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,300Oct 13, 2026Updated 2 weeks ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated 2 years ago
- Verilator open-source SystemVerilog simulator and lint system☆4,041Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,394Sep 7, 2026Updated last month
- Source files for SiFive's Freedom platforms☆1,148Jul 17, 2026Updated 3 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Yosys Open SYnthesis Suite☆4,854Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,739Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,317Oct 20, 2026Updated last week
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 8 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆969Updated this week
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆3,238Updated this week
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆434Updated this week