ucb-bar / chipyardLinks
An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
☆2,096Updated last week
Alternatives and similar repositories for chipyard
Users that are interested in chipyard are comparing it to the libraries listed below
Sorting:
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,049Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,735Updated 3 weeks ago
- 32-bit Superscalar RISC-V CPU☆1,169Updated 4 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,100Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,158Updated 7 months ago
- Random instruction generator for RISC-V processor verification☆1,235Updated 3 months ago
- RISC-V CPU Core (RV32IM)☆1,612Updated 4 years ago
- VeeR EH1 core☆916Updated 2 years ago
- Digital Design with Chisel☆889Updated last month
- OpenXuantie - OpenC910 Core☆1,376Updated last year
- Rocket Chip Generator☆3,658Updated this week
- educational microarchitectures for risc-v isa☆729Updated 4 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,755Updated this week
- chisel tutorial exercises and answers☆741Updated 4 years ago
- The OpenPiton Platform☆758Updated 3 months ago
- ☆1,107Updated last week
- A Linux-capable RISC-V multicore for and by the world☆754Updated 2 months ago
- Scala based HDL☆1,903Updated last week
- The Ultra-Low Power RISC-V Core☆1,693Updated 5 months ago
- RISC-V Cores, SoC platforms and SoCs☆907Updated 4 years ago
- ☆1,852Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,458Updated last month
- A template project for beginning new Chisel work☆684Updated 3 months ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆1,045Updated last month
- Simple RISC-V 3-stage Pipeline in Chisel☆603Updated last year
- Berkeley's Spatial Array Generator☆1,180Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆636Updated last week
- Working draft of the proposed RISC-V V vector extension☆1,062Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,979Updated last month
- Flexible Intermediate Representation for RTL☆749Updated last year