ucb-bar / chipyardLinks
An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
☆1,860Updated this week
Alternatives and similar repositories for chipyard
Users that are interested in chipyard are comparing it to the libraries listed below
Sorting:
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,904Updated 3 weeks ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,037Updated 8 months ago
- Digital Design with Chisel☆837Updated 3 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,553Updated this week
- Random instruction generator for RISC-V processor verification☆1,128Updated 3 months ago
- chisel tutorial exercises and answers☆728Updated 3 years ago
- educational microarchitectures for risc-v isa☆714Updated 2 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,077Updated last week
- VeeR EH1 core☆879Updated 2 years ago
- 32-bit Superscalar RISC-V CPU☆1,024Updated 3 years ago
- OpenXuantie - OpenC910 Core☆1,274Updated 11 months ago
- RISC-V CPU Core (RV32IM)☆1,462Updated 3 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆577Updated 9 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆915Updated 6 months ago
- Rocket Chip Generator☆3,451Updated last week
- Flexible Intermediate Representation for RTL☆741Updated 9 months ago
- RISC-V Cores, SoC platforms and SoCs☆881Updated 4 years ago
- ☆1,014Updated last month
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux☆2,492Updated last week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆931Updated last week
- The OpenPiton Platform☆706Updated 2 weeks ago
- A template project for beginning new Chisel work☆641Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆701Updated last month
- Berkeley's Spatial Array Generator☆957Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,287Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,782Updated this week
- RISC-V Tools (ISA Simulator and Tests)☆1,170Updated 2 years ago
- The Ultra-Low Power RISC-V Core☆1,508Updated 7 months ago
- Working draft of the proposed RISC-V V vector extension☆1,029Updated last year
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆493Updated 6 months ago