Alternatives and similar repositories for chipyard

Users that are interested in chipyard are comparing it to the libraries listed below

• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆2,019Updated 6 months ago
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,087Updated last year
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,692Updated this week
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,145Updated 6 months ago
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,347Updated last year
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,589Updated 4 years ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆878Updated 2 weeks ago
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,206Updated 2 months ago
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,627Updated 3 months ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,133Updated 4 years ago
• ucb-bar / chisel-tutorial
  chisel tutorial exercises and answers
  ☆736Updated 3 years ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆912Updated 2 years ago
• openhwgroup / cva6
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,712Updated this week
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆726Updated 3 months ago
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆905Updated 4 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,414Updated 2 weeks ago
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆746Updated 2 months ago
• riscv-software-src / riscv-tests
  ☆1,087Updated last week
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆978Updated 5 months ago
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,930Updated this week
• chipsalliance / chisel-template
  A template project for beginning new Chisel work
  ☆673Updated 2 months ago
• ucb-bar / gemmini
  Berkeley's Spatial Array Generator
  ☆1,124Updated this week
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,656Updated 3 months ago
• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆1,053Updated last year
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆601Updated last year
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,889Updated last week
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆1,019Updated 3 weeks ago
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,167Updated this week
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆748Updated last year
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆945Updated last year