ucb-bar / chipyardLinks
An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
☆1,877Updated last week
Alternatives and similar repositories for chipyard
Users that are interested in chipyard are comparing it to the libraries listed below
Sorting:
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,923Updated last month
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,042Updated 9 months ago
- Digital Design with Chisel☆842Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,080Updated 3 weeks ago
- Random instruction generator for RISC-V processor verification☆1,135Updated 2 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,568Updated 2 weeks ago
- chisel tutorial exercises and answers☆730Updated 3 years ago
- 32-bit Superscalar RISC-V CPU☆1,041Updated 3 years ago
- VeeR EH1 core☆883Updated 2 years ago
- The OpenPiton Platform☆711Updated last month
- educational microarchitectures for risc-v isa☆715Updated 3 months ago
- OpenXuantie - OpenC910 Core☆1,281Updated 11 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,308Updated this week
- RISC-V Cores, SoC platforms and SoCs☆887Updated 4 years ago
- Rocket Chip Generator☆3,473Updated 3 weeks ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆937Updated last week
- Simple RISC-V 3-stage Pipeline in Chisel☆581Updated 10 months ago
- The Ultra-Low Power RISC-V Core☆1,524Updated 8 months ago
- Flexible Intermediate Representation for RTL☆745Updated 10 months ago
- A template project for beginning new Chisel work☆645Updated last month
- ☆1,024Updated last week
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆967Updated last week
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux☆2,513Updated last week
- A Linux-capable RISC-V multicore for and by the world☆709Updated last month
- Scala based HDL☆1,801Updated last week
- RISC-V CPU Core (RV32IM)☆1,481Updated 3 years ago
- Berkeley's Spatial Array Generator☆972Updated 2 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆920Updated 7 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆497Updated 6 months ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆667Updated 3 weeks ago