ucb-bar / chipyardLinks
An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
☆1,981Updated last week
Alternatives and similar repositories for chipyard
Users that are interested in chipyard are comparing it to the libraries listed below
Sorting:
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,979Updated 4 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,635Updated 2 weeks ago
- Random instruction generator for RISC-V processor verification☆1,175Updated this week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,068Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,123Updated 4 months ago
- OpenXuantie - OpenC910 Core☆1,326Updated last year
- Digital Design with Chisel☆863Updated 2 weeks ago
- 32-bit Superscalar RISC-V CPU☆1,100Updated 4 years ago
- VeeR EH1 core☆898Updated 2 years ago
- educational microarchitectures for risc-v isa☆719Updated last month
- RISC-V CPU Core (RV32IM)☆1,541Updated 4 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,628Updated this week
- ☆1,060Updated 3 months ago
- chisel tutorial exercises and answers☆735Updated 3 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,382Updated last week
- Rocket Chip Generator☆3,559Updated last month
- The OpenPiton Platform☆730Updated last week
- RISC-V Cores, SoC platforms and SoCs☆898Updated 4 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆967Updated 3 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,886Updated 3 months ago
- Scala based HDL☆1,854Updated this week
- A template project for beginning new Chisel work☆664Updated last week
- Berkeley's Spatial Array Generator☆1,061Updated last month
- Simple RISC-V 3-stage Pipeline in Chisel☆591Updated last year
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆994Updated last month
- Flexible Intermediate Representation for RTL☆748Updated last year
- A Linux-capable RISC-V multicore for and by the world☆738Updated last week
- The Ultra-Low Power RISC-V Core☆1,610Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆935Updated 10 months ago
- Working draft of the proposed RISC-V V vector extension☆1,047Updated last year