An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
☆2,350Jul 29, 2026Updated last week
Alternatives and similar repositories for chipyard
Users that are interested in chipyard are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Rocket Chip Generator☆3,839Jun 2, 2026Updated 2 months ago
- Berkeley's Spatial Array Generator☆1,419Jun 30, 2026Updated last month
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,213Jul 22, 2026Updated 2 weeks ago
- Chisel: A Modern Hardware Design Language☆4,754Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,032Jun 26, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A template project for beginning new Chisel work☆707Feb 24, 2026Updated 5 months ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,148Sep 10, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,061Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆325Updated this week
- Open-source high-performance RISC-V processor☆7,182Updated this week
- educational microarchitectures for risc-v isa☆753Sep 1, 2025Updated 11 months ago
- Digital Design with Chisel☆925Jul 21, 2026Updated 2 weeks ago
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- chisel tutorial exercises and answers☆757Jan 6, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- ☆2,197Updated this week
- ☆389Jun 14, 2026Updated last month
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,004Jul 28, 2026Updated last week
- A Library of Chisel3 Tools for Digital Signal Processing☆249Apr 29, 2024Updated 2 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆535Updated this week
- Spike, a RISC-V ISA Simulator☆3,189Updated this week
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Source files for SiFive's Freedom platforms☆1,145Jul 17, 2026Updated 3 weeks ago
- Circuit IR Compilers and Tools☆2,214Updated this week
- RTL, Cmodel, and testbench for NVDLA☆2,134Mar 2, 2022Updated 4 years ago
- Verilator open-source SystemVerilog simulator and lint system☆3,835Updated this week
- The OpenPiton Platform☆808Feb 25, 2026Updated 5 months ago
- The official repository for the gem5 computer-system architecture simulator.☆2,746Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,219Feb 11, 2026Updated 5 months ago
- Random instruction generator for RISC-V processor verification☆1,339Apr 3, 2026Updated 4 months ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,315Jul 31, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,274May 29, 2026Updated 2 months ago
- OpenXuantie - OpenC910 Core☆1,462Jun 28, 2024Updated 2 years ago
- Scala based HDL☆2,026Updated this week
- ☆92Updated this week
- VeeR EH1 core☆960Jul 16, 2026Updated 3 weeks ago
- Yosys Open SYnthesis Suite☆4,656Updated this week