An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
☆2,262May 19, 2026Updated this week
Alternatives and similar repositories for chipyard
Users that are interested in chipyard are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Rocket Chip Generator☆3,773Apr 21, 2026Updated last month
- Berkeley's Spatial Array Generator☆1,317Mar 29, 2026Updated last month
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,161Mar 11, 2026Updated 2 months ago
- Chisel: A Modern Hardware Design Language☆4,661Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,015Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A template project for beginning new Chisel work☆698Feb 24, 2026Updated 2 months ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,133Sep 10, 2024Updated last year
- Digital Design with Chisel☆915Apr 30, 2026Updated 3 weeks ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆318Mar 6, 2026Updated 2 months ago
- educational microarchitectures for risc-v isa☆748Sep 1, 2025Updated 8 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,939May 13, 2026Updated last week
- Simple RISC-V 3-stage Pipeline in Chisel☆609Aug 9, 2024Updated last year
- chisel tutorial exercises and answers☆752Jan 6, 2022Updated 4 years ago
- Flexible Intermediate Representation for RTL☆750Aug 20, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆248Apr 29, 2024Updated 2 years ago
- Open-source high-performance RISC-V processor☆7,023Updated this week
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆235Aug 19, 2024Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,875May 7, 2026Updated 2 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆522May 6, 2026Updated 2 weeks ago
- Spike, a RISC-V ISA Simulator☆3,105May 15, 2026Updated last week
- ☆379Sep 12, 2025Updated 8 months ago
- Random instruction generator for RISC-V processor verification☆1,298Apr 3, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The OpenPiton Platform☆791Feb 25, 2026Updated 2 months ago
- Circuit IR Compilers and Tools☆2,129Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,142Feb 11, 2026Updated 3 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,622Updated this week
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- ☆2,013May 14, 2026Updated last week
- RTL, Cmodel, and testbench for NVDLA☆2,085Mar 2, 2022Updated 4 years ago
- The official repository for the gem5 computer-system architecture simulator.☆2,604Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,231Apr 17, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- VeeR EH1 core☆942May 29, 2023Updated 2 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆905May 10, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,443Updated this week
- Scala based HDL☆1,988May 9, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,149Jun 27, 2024Updated last year
- Chisel examples and code snippets☆279Aug 1, 2022Updated 3 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆237Dec 22, 2025Updated 4 months ago