VeeR EH2 core
☆276Sep 4, 2026Updated this week
Alternatives and similar repositories for Cores-VeeR-EH2
Users that are interested in Cores-VeeR-EH2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VeeR EL2 Core☆343Updated this week
- VeeR EH1 core☆966Jul 16, 2026Updated last month
- FuseSoC-based SoC for VeeR EH1 and EL2☆343Dec 11, 2024Updated last year
- FPGA reference design for the the Swerv EH1 Core☆71Dec 10, 2019Updated 6 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆545Aug 19, 2026Updated 2 weeks ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- 32-bit Superscalar RISC-V CPU☆1,299Sep 18, 2021Updated 4 years ago
- Random instruction generator for RISC-V processor verification☆1,353Updated this week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆230Jan 11, 2026Updated 7 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆161Oct 31, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,284Aug 26, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,092Updated this week
- The OpenPiton Platform☆818Feb 25, 2026Updated 6 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,000Nov 15, 2024Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆278Nov 6, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,229Aug 31, 2026Updated last week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,035Aug 31, 2026Updated last week
- RISC-V CPU Core☆445Jun 24, 2025Updated last year
- ☆157Oct 6, 2023Updated 2 years ago
- OmniXtend cache coherence protocol☆85Jun 10, 2025Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 3 years ago
- OpenXuantie - OpenC910 Core☆1,472Jun 28, 2024Updated 2 years ago
- Rocket Chip Generator☆3,854Jun 2, 2026Updated 3 months ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,197Aug 18, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V Debug Support for our PULP RISC-V Cores☆324Updated this week
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆52Aug 24, 2024Updated 2 years ago
- ☆325Jan 23, 2026Updated 7 months ago
- A directory of Western Digital’s RISC-V SweRV Cores☆883Mar 26, 2020Updated 6 years ago
- Instruction Set Generator initially contributed by Futurewei☆314Oct 17, 2023Updated 2 years ago
- ☆145Feb 29, 2024Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆191Apr 4, 2026Updated 5 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆236Aug 25, 2020Updated 6 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆137Jul 11, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A Linux-capable RISC-V multicore for and by the world☆829Jul 13, 2026Updated last month
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- CORE-V Family of RISC-V Cores☆370Mar 31, 2026Updated 5 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆716Aug 13, 2026Updated 3 weeks ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆632Jul 24, 2026Updated last month
- VRoom! RISC-V CPU☆522Sep 2, 2024Updated 2 years ago