chipsalliance / Cores-VeeR-EH2Links
☆244Updated 2 years ago
Alternatives and similar repositories for Cores-VeeR-EH2
Users that are interested in Cores-VeeR-EH2 are comparing it to the libraries listed below
Sorting:
- VeeR EL2 Core☆297Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆273Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆324Updated 9 months ago
- RISC-V CPU Core☆387Updated 3 months ago
- Instruction Set Generator initially contributed by Futurewei☆295Updated last year
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆277Updated 5 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆218Updated 5 years ago
- CORE-V Family of RISC-V Cores☆299Updated 7 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆245Updated 10 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆232Updated 10 months ago
- Verilog Configurable Cache☆183Updated 10 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆266Updated last week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆219Updated 4 months ago
- RISC-V Torture Test☆197Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆187Updated 2 months ago
- ☆145Updated last year
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆440Updated 4 months ago
- Basic RISC-V Test SoC☆144Updated 6 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated last year
- ☆347Updated 3 weeks ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆286Updated this week
- ☆297Updated last week
- Code used in☆196Updated 8 years ago
- A Fast, Low-Overhead On-chip Network☆228Updated this week
- RISC-V microcontroller IP core developed in Verilog☆183Updated 5 months ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 6 years ago
- ☆189Updated last year
- SystemC/TLM-2.0 Co-simulation framework☆256Updated 4 months ago
- An Open-Source Design and Verification Environment for RISC-V☆84Updated 4 years ago