☆261Dec 22, 2022Updated 3 years ago
Alternatives and similar repositories for Cores-VeeR-EH2
Users that are interested in Cores-VeeR-EH2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VeeR EL2 Core☆326Mar 12, 2026Updated 2 weeks ago
- VeeR EH1 core☆931May 29, 2023Updated 2 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆338Dec 11, 2024Updated last year
- FPGA reference design for the the Swerv EH1 Core☆71Dec 10, 2019Updated 6 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆500Mar 18, 2026Updated last week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- 32-bit Superscalar RISC-V CPU☆1,207Sep 18, 2021Updated 4 years ago
- Random instruction generator for RISC-V processor verification☆1,270Updated this week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 2 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,203May 26, 2025Updated 10 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,861Updated this week
- The OpenPiton Platform☆779Feb 25, 2026Updated last month
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆156Oct 31, 2024Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,116Mar 11, 2026Updated 2 weeks ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆264Nov 6, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆153Oct 6, 2023Updated 2 years ago
- OmniXtend cache coherence protocol☆82Jun 10, 2025Updated 9 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,814Feb 17, 2026Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆973Nov 15, 2024Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆26Aug 16, 2023Updated 2 years ago
- RISC-V CPU Core☆419Jun 24, 2025Updated 9 months ago
- A directory of Western Digital’s RISC-V SweRV Cores☆882Mar 26, 2020Updated 6 years ago
- Rocket Chip Generator☆3,730Feb 25, 2026Updated last month
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,159Feb 21, 2026Updated last month
- NordVPN Threat Protection Pro™ • AdTake your cybersecurity to the next level. Block phishing, malware, trackers, and ads. Lightweight app that works with all browsers.
- RISC-V Debug Support for our PULP RISC-V Cores☆303Feb 4, 2026Updated last month
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆50Aug 24, 2024Updated last year
- ☆309Jan 23, 2026Updated 2 months ago
- OpenXuantie - OpenC910 Core☆1,401Jun 28, 2024Updated last year
- Instruction Set Generator initially contributed by Futurewei☆307Oct 17, 2023Updated 2 years ago
- ☆148Feb 29, 2024Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆128Jul 11, 2025Updated 8 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆184May 8, 2025Updated 10 months ago
- A Linux-capable RISC-V multicore for and by the world☆787Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- DUTH RISC-V Superscalar Microprocessor☆34Oct 23, 2024Updated last year
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆228Aug 25, 2020Updated 5 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆666Mar 8, 2026Updated 3 weeks ago
- VRoom! RISC-V CPU☆518Sep 2, 2024Updated last year
- CORE-V Family of RISC-V Cores☆341Feb 13, 2025Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆285Feb 20, 2026Updated last month