VeeR EH2 core
☆283Oct 6, 2026Updated last month
Alternatives and similar repositories for Cores-VeeR-EH2
Users that are interested in Cores-VeeR-EH2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VeeR EL2 Core☆349Updated this week
- VeeR EH1 core☆973Jul 16, 2026Updated 3 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆342Dec 11, 2024Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆562Oct 16, 2026Updated 3 weeks ago
- 32-bit Superscalar RISC-V CPU☆1,329Sep 18, 2021Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆163Oct 31, 2024Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,376Oct 28, 2026Updated last week
- FPGA reference design for the the Swerv EH1 Core☆71Dec 10, 2019Updated 6 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,186Updated this week
- RISC-V CPU Core☆454Jun 24, 2025Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,015Nov 15, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,320Updated this week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆232Jan 11, 2026Updated 9 months ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,162Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- The OpenPiton Platform☆840Oct 30, 2026Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,281Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆290Nov 6, 2024Updated 2 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,214Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆333Sep 15, 2026Updated last month
- OpenXuantie - OpenC910 Core☆1,494Jun 28, 2024Updated 2 years ago
- Rocket Chip Generator☆3,898Sep 13, 2026Updated last month
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 3 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆255Oct 26, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆158Oct 6, 2023Updated 3 years ago
- OmniXtend cache coherence protocol☆85Jun 10, 2025Updated last year
- Functional verification project for the CORE-V family of RISC-V cores.☆739Updated this week
- A directory of Western Digital’s RISC-V SweRV Cores☆882Mar 26, 2020Updated 6 years ago
- The multi-core cluster of a PULP system.☆123Oct 27, 2026Updated last week
- ☆328Jan 23, 2026Updated 9 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆192Apr 4, 2026Updated 7 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆651Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆305Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Instruction Set Generator initially contributed by Futurewei☆322Oct 17, 2023Updated 3 years ago
- A Linux-capable RISC-V multicore for and by the world☆841Updated this week
- A simple superscalar out-of-order RISC-V microprocessor☆259Feb 24, 2025Updated last year
- RISC-V Torture Test☆226Jul 11, 2024Updated 2 years ago
- GEMM and GEMM-Ops accelerator for PULP systems☆126Updated this week
- ☆143Feb 29, 2024Updated 2 years ago
- Common SystemVerilog components☆815Sep 18, 2026Updated last month