☆263Dec 22, 2022Updated 3 years ago
Alternatives and similar repositories for Cores-VeeR-EH2
Users that are interested in Cores-VeeR-EH2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VeeR EL2 Core☆332Mar 12, 2026Updated last month
- VeeR EH1 core☆935May 29, 2023Updated 2 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆339Dec 11, 2024Updated last year
- FPGA reference design for the the Swerv EH1 Core☆71Dec 10, 2019Updated 6 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆505Apr 10, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 32-bit Superscalar RISC-V CPU☆1,235Sep 18, 2021Updated 4 years ago
- Random instruction generator for RISC-V processor verification☆1,281Apr 3, 2026Updated 2 weeks ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 3 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,213May 26, 2025Updated 10 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,886Apr 9, 2026Updated last week
- The OpenPiton Platform☆782Feb 25, 2026Updated last month
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆157Oct 31, 2024Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆978Nov 15, 2024Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,125Mar 11, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆267Nov 6, 2024Updated last year
- ☆155Oct 6, 2023Updated 2 years ago
- OmniXtend cache coherence protocol☆84Jun 10, 2025Updated 10 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,836Apr 10, 2026Updated last week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆26Aug 16, 2023Updated 2 years ago
- RISC-V CPU Core☆420Jun 24, 2025Updated 9 months ago
- A directory of Western Digital’s RISC-V SweRV Cores☆882Mar 26, 2020Updated 6 years ago
- Rocket Chip Generator☆3,739Feb 25, 2026Updated last month
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,166Feb 21, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RISC-V Debug Support for our PULP RISC-V Cores☆306Apr 1, 2026Updated 2 weeks ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆50Aug 24, 2024Updated last year
- ☆310Jan 23, 2026Updated 2 months ago
- OpenXuantie - OpenC910 Core☆1,426Jun 28, 2024Updated last year
- Instruction Set Generator initially contributed by Futurewei☆308Oct 17, 2023Updated 2 years ago
- ☆148Feb 29, 2024Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆130Jul 11, 2025Updated 9 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆184Apr 4, 2026Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆794Apr 8, 2026Updated last week
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- DUTH RISC-V Superscalar Microprocessor☆34Oct 23, 2024Updated last year
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆231Aug 25, 2020Updated 5 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆673Updated this week
- VRoom! RISC-V CPU☆519Sep 2, 2024Updated last year
- CORE-V Family of RISC-V Cores☆348Mar 31, 2026Updated 2 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆289Mar 30, 2026Updated 2 weeks ago