chipsalliance / Cores-VeeR-EH2
☆229Updated 2 years ago
Alternatives and similar repositories for Cores-VeeR-EH2:
Users that are interested in Cores-VeeR-EH2 are comparing it to the libraries listed below
- VeeR EL2 Core☆266Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆308Updated 3 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆246Updated 4 months ago
- RISC-V CPU Core☆317Updated 9 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆459Updated last month
- Instruction Set Generator initially contributed by Futurewei☆273Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆225Updated 4 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆210Updated 4 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆503Updated this week
- CORE-V Family of RISC-V Cores☆240Updated last month
- RISC-V RV64GC emulator designed for RTL co-simulation☆222Updated 3 months ago
- ☆168Updated last year
- ☆310Updated 6 months ago
- Common SystemVerilog components☆583Updated 2 weeks ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆265Updated 4 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆403Updated last month
- ☆275Updated this week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆173Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆246Updated last week
- RISC-V Torture Test☆183Updated 8 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆206Updated this week
- Verilog Configurable Cache☆172Updated 3 months ago
- An Open-Source Design and Verification Environment for RISC-V☆78Updated 3 years ago
- Basic RISC-V Test SoC☆115Updated 5 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆405Updated this week
- ☆129Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆230Updated last week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆143Updated 4 months ago
- Opensource DDR3 Controller☆276Updated this week
- RISC-V System on Chip Template☆156Updated this week