The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configurations are capable of booting Linux.
☆2,886Apr 9, 2026Updated this week
Alternatives and similar repositories for cva6
Users that are interested in cva6 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,213May 26, 2025Updated 10 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,836Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,125Mar 11, 2026Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,106Feb 11, 2026Updated 2 months ago
- VeeR EH1 core☆935May 29, 2023Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Rocket Chip Generator☆3,734Feb 25, 2026Updated last month
- The OpenPiton Platform☆780Feb 25, 2026Updated last month
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,092Jun 27, 2024Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,209Apr 1, 2026Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆505Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,546Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,162Feb 21, 2026Updated last month
- 32-bit Superscalar RISC-V CPU☆1,223Sep 18, 2021Updated 4 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,527Jan 7, 2026Updated 3 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆976Nov 15, 2024Updated last year
- Functional verification project for the CORE-V family of RISC-V cores.☆671Apr 3, 2026Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆587Apr 7, 2026Updated last week
- SERV - The SErial RISC-V CPU☆1,779Feb 19, 2026Updated last month
- Random instruction generator for RISC-V processor verification☆1,281Apr 3, 2026Updated last week
- RISC-V CPU Core☆420Jun 24, 2025Updated 9 months ago
- ☆1,961Updated this week
- A Linux-capable RISC-V multicore for and by the world☆790Updated this week
- RISC-V Cores, SoC platforms and SoCs☆920Mar 26, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Common SystemVerilog components☆733Updated this week
- An open-source microcontroller system based on RISC-V☆1,023Feb 6, 2024Updated 2 years ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆544Nov 26, 2024Updated last year
- Spike, a RISC-V ISA Simulator☆3,062Apr 6, 2026Updated last week
- Chisel: A Modern Hardware Design Language☆4,633Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆661Apr 7, 2026Updated last week
- Open-source high-performance RISC-V processor☆6,970Updated this week
- OpenXuantie - OpenC910 Core☆1,426Jun 28, 2024Updated last year
- GPGPU microprocessor architecture☆2,186Nov 8, 2024Updated last year
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆472May 15, 2025Updated 10 months ago
- A small, light weight, RISC CPU soft core☆1,536Dec 8, 2025Updated 4 months ago
- CVA6 SDK containing RISC-V tools and Buildroot☆80Mar 27, 2026Updated 2 weeks ago
- OpenTitan: Open source silicon root of trust☆3,280Apr 8, 2026Updated last week
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆372Jul 12, 2017Updated 8 years ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆670Updated this week
- The Ultra-Low Power RISC-V Core☆1,796Aug 6, 2025Updated 8 months ago