The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configurations are capable of booting Linux.
☆2,947May 23, 2026Updated this week
Alternatives and similar repositories for cva6
Users that are interested in cva6 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,235Apr 17, 2026Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,883May 7, 2026Updated 2 weeks ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,164Mar 11, 2026Updated 2 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,146Feb 11, 2026Updated 3 months ago
- VeeR EH1 core☆945May 29, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The OpenPiton Platform☆791Feb 25, 2026Updated 3 months ago
- Rocket Chip Generator☆3,773Apr 21, 2026Updated last month
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,165Jun 27, 2024Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,262Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆523May 6, 2026Updated 2 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,584Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,175Feb 21, 2026Updated 3 months ago
- 32-bit Superscalar RISC-V CPU☆1,248Sep 18, 2021Updated 4 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,553May 12, 2026Updated 2 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆981Nov 15, 2024Updated last year
- Functional verification project for the CORE-V family of RISC-V cores.☆683Apr 16, 2026Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆603May 7, 2026Updated 2 weeks ago
- SERV - The SErial RISC-V CPU☆1,801Feb 19, 2026Updated 3 months ago
- Random instruction generator for RISC-V processor verification☆1,303Apr 3, 2026Updated last month
- RISC-V CPU Core☆432Jun 24, 2025Updated 11 months ago
- ☆2,026Updated this week
- A Linux-capable RISC-V multicore for and by the world☆803Apr 24, 2026Updated last month
- RISC-V Cores, SoC platforms and SoCs☆922Mar 26, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Common SystemVerilog components☆751Updated this week
- An open-source microcontroller system based on RISC-V☆1,036Feb 6, 2024Updated 2 years ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆552Nov 26, 2024Updated last year
- Spike, a RISC-V ISA Simulator☆3,115Updated this week
- Chisel: A Modern Hardware Design Language☆4,661May 17, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆668May 11, 2026Updated 2 weeks ago
- Open-source high-performance RISC-V processor☆7,035Updated this week
- OpenXuantie - OpenC910 Core☆1,433Jun 28, 2024Updated last year
- GPGPU microprocessor architecture☆2,191Nov 8, 2024Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆482May 8, 2026Updated 2 weeks ago
- A small, light weight, RISC CPU soft core☆1,544Dec 8, 2025Updated 5 months ago
- CVA6 SDK containing RISC-V tools and Buildroot☆81Mar 27, 2026Updated last month
- OpenTitan: Open source silicon root of trust☆3,376Updated this week
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆378Jul 12, 2017Updated 8 years ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆707May 19, 2026Updated last week
- The Ultra-Low Power RISC-V Core☆1,833Aug 6, 2025Updated 9 months ago