The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configurations are capable of booting Linux.
☆3,090Sep 1, 2026Updated this week
Alternatives and similar repositories for cva6
Users that are interested in cva6 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,282Aug 26, 2026Updated last week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,033Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,228Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,239Updated this week
- Rocket Chip Generator☆3,855Jun 2, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- VeeR EH1 core☆966Jul 16, 2026Updated last month
- The OpenPiton Platform☆811Feb 25, 2026Updated 6 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,370Jul 31, 2026Updated last month
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,374Aug 19, 2026Updated 2 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆541Aug 19, 2026Updated 2 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,677Aug 27, 2026Updated last week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,196Aug 18, 2026Updated 2 weeks ago
- 32-bit Superscalar RISC-V CPU☆1,298Sep 18, 2021Updated 4 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,602Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆999Nov 15, 2024Updated last year
- Functional verification project for the CORE-V family of RISC-V cores.☆715Aug 13, 2026Updated 3 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆632Jul 24, 2026Updated last month
- SERV - The SErial RISC-V CPU☆1,878Aug 25, 2026Updated last week
- Random instruction generator for RISC-V processor verification☆1,351Apr 3, 2026Updated 5 months ago
- RISC-V CPU Core☆445Jun 24, 2025Updated last year
- A Linux-capable RISC-V multicore for and by the world☆827Jul 13, 2026Updated last month
- RISC-V Cores, SoC platforms and SoCs☆927Mar 26, 2021Updated 5 years ago
- Common SystemVerilog components☆792Aug 21, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- An open-source microcontroller system based on RISC-V☆1,064Feb 6, 2024Updated 2 years ago
- ☆2,231Updated this week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆568Nov 26, 2024Updated last year
- Chisel: A Modern Hardware Design Language☆4,773Updated this week
- Spike, a RISC-V ISA Simulator☆3,215Updated this week
- Open-source high-performance RISC-V processor☆7,234Updated this week
- A directory of Western Digital’s RISC-V SweRV Cores☆882Mar 26, 2020Updated 6 years ago
- OpenXuantie - OpenC910 Core☆1,472Jun 28, 2024Updated 2 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- GPGPU microprocessor architecture☆2,221Nov 8, 2024Updated last year
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆493May 8, 2026Updated 3 months ago
- A small, light weight, RISC CPU soft core☆1,579Aug 19, 2026Updated 2 weeks ago
- OpenTitan: Open source silicon root of trust☆3,623Updated this week
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆781Updated this week
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆383Jul 12, 2017Updated 9 years ago
- Source files for SiFive's Freedom platforms☆1,147Jul 17, 2026Updated last month