openhwgroup / cva6Links
The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configurations are capable of booting Linux.
☆2,571Updated this week
Alternatives and similar repositories for cva6
Users that are interested in cva6 are comparing it to the libraries listed below
Sorting:
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,949Updated 3 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,600Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,842Updated last month
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,922Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,378Updated 3 weeks ago
- A small, light weight, RISC CPU soft core☆1,439Updated 6 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,101Updated 2 months ago
- VeeR EH1 core☆885Updated 2 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,609Updated last year
- Rocket Chip Generator☆3,503Updated 2 months ago
- Random instruction generator for RISC-V processor verification☆1,146Updated 2 months ago
- RISC-V Cores, SoC platforms and SoCs☆895Updated 4 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,091Updated 5 months ago
- SERV - The SErial RISC-V CPU☆1,617Updated 2 months ago
- 32-bit Superscalar RISC-V CPU☆1,069Updated 3 years ago
- educational microarchitectures for risc-v isa☆718Updated 4 months ago
- An open-source microcontroller system based on RISC-V☆969Updated last year
- Scala based HDL☆1,833Updated this week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,056Updated 10 months ago
- A directory of Western Digital’s RISC-V SweRV Cores☆871Updated 5 years ago
- The OpenPiton Platform☆723Updated 2 weeks ago
- RISC-V Tools (ISA Simulator and Tests)☆1,171Updated 2 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆925Updated 8 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,318Updated last month
- Verilog library for ASIC and FPGA designers☆1,322Updated last year
- ☆1,040Updated last month
- RISC-V CPU Core (RV32IM)☆1,510Updated 3 years ago
- OpenXuantie - OpenC910 Core☆1,296Updated last year
- cocotb: Python-based chip (RTL) verification☆2,052Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆952Updated last month