openhwgroup / cva6
The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
☆2,351Updated this week
Alternatives and similar repositories for cva6:
Users that are interested in cva6 are comparing it to the libraries listed below
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,792Updated 3 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,453Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,637Updated this week
- A small, light weight, RISC CPU soft core☆1,345Updated 2 months ago
- VeeR EH1 core☆840Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,004Updated 6 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,191Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,730Updated this week
- SERV - The SErial RISC-V CPU☆1,474Updated last month
- 32-bit Superscalar RISC-V CPU☆926Updated 3 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,234Updated 7 months ago
- Rocket Chip Generator☆3,328Updated this week
- Source files for SiFive's Freedom platforms☆1,113Updated 3 years ago
- The OpenPiton Platform☆663Updated 3 months ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,031Updated last month
- RISC-V Cores, SoC platforms and SoCs☆856Updated 3 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆893Updated 2 months ago
- An open-source microcontroller system based on RISC-V☆923Updated 11 months ago
- Random instruction generator for RISC-V processor verification☆1,057Updated 5 months ago
- RISC-V CPU Core (RV32IM)☆1,337Updated 3 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,235Updated 2 weeks ago
- A directory of Western Digital’s RISC-V SweRV Cores☆859Updated 4 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆901Updated 2 weeks ago
- ☆928Updated 2 months ago
- Scala based HDL☆1,719Updated this week
- educational microarchitectures for risc-v isa☆698Updated 5 months ago
- Verilog library for ASIC and FPGA designers☆1,240Updated 8 months ago
- The root repo for lowRISC project and FPGA demos.☆596Updated last year
- A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent …☆1,652Updated this week
- OpenXuantie - OpenC910 Core☆1,196Updated 7 months ago