openhwgroup / cva6Links
The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configurations are capable of booting Linux.
☆2,649Updated last week
Alternatives and similar repositories for cva6
Users that are interested in cva6 are comparing it to the libraries listed below
Sorting:
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,646Updated last month
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,987Updated 5 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,897Updated last week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,421Updated 3 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,130Updated 5 months ago
- VeeR EH1 core☆901Updated 2 years ago
- A small, light weight, RISC CPU soft core☆1,468Updated 2 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,010Updated 2 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,732Updated last year
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,111Updated last week
- Random instruction generator for RISC-V processor verification☆1,180Updated 3 weeks ago
- Rocket Chip Generator☆3,585Updated last month
- SERV - The SErial RISC-V CPU☆1,661Updated last week
- RISC-V Cores, SoC platforms and SoCs☆897Updated 4 years ago
- 32-bit Superscalar RISC-V CPU☆1,106Updated 4 years ago
- OpenXuantie - OpenC910 Core☆1,335Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,352Updated 2 weeks ago
- RISC-V CPU Core (RV32IM)☆1,554Updated 4 years ago
- The OpenPiton Platform☆734Updated last month
- An open-source microcontroller system based on RISC-V☆981Updated last year
- RISC-V Tools (ISA Simulator and Tests)☆1,166Updated 2 years ago
- ☆1,709Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆936Updated 11 months ago
- A directory of Western Digital’s RISC-V SweRV Cores☆872Updated 5 years ago
- ☆1,069Updated last week
- GPGPU microprocessor architecture☆2,131Updated 11 months ago
- Verilog library for ASIC and FPGA designers☆1,341Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆3,136Updated this week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆672Updated 3 months ago
- Scala based HDL☆1,864Updated 2 weeks ago