The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configurations are capable of booting Linux.
☆3,030Jul 24, 2026Updated this week
Alternatives and similar repositories for cva6
Users that are interested in cva6 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,267May 29, 2026Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,984Jul 14, 2026Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,201Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,201Feb 11, 2026Updated 5 months ago
- Rocket Chip Generator☆3,824Jun 2, 2026Updated last month
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- VeeR EH1 core☆959Jul 16, 2026Updated last week
- The OpenPiton Platform☆803Feb 25, 2026Updated 4 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,280Jun 27, 2024Updated 2 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,339Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆531Jun 8, 2026Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,631Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,189Jul 15, 2026Updated last week
- 32-bit Superscalar RISC-V CPU☆1,283Sep 18, 2021Updated 4 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,589May 12, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆990Nov 15, 2024Updated last year
- Functional verification project for the CORE-V family of RISC-V cores.☆703Jul 17, 2026Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆624Updated this week
- SERV - The SErial RISC-V CPU☆1,836Jul 10, 2026Updated 2 weeks ago
- Random instruction generator for RISC-V processor verification☆1,330Apr 3, 2026Updated 3 months ago
- RISC-V CPU Core☆443Jun 24, 2025Updated last year
- A Linux-capable RISC-V multicore for and by the world☆823Jul 13, 2026Updated last week
- RISC-V Cores, SoC platforms and SoCs☆927Mar 26, 2021Updated 5 years ago
- Common SystemVerilog components☆768Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- An open-source microcontroller system based on RISC-V☆1,055Feb 6, 2024Updated 2 years ago
- ☆2,167Updated this week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆561Nov 26, 2024Updated last year
- Chisel: A Modern Hardware Design Language☆4,737Updated this week
- Spike, a RISC-V ISA Simulator☆3,180Updated this week
- Open-source high-performance RISC-V processor☆7,156Updated this week
- A directory of Western Digital’s RISC-V SweRV Cores☆882Mar 26, 2020Updated 6 years ago
- OpenXuantie - OpenC910 Core☆1,459Jun 28, 2024Updated 2 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆675Jul 7, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- GPGPU microprocessor architecture☆2,211Nov 8, 2024Updated last year
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆488May 8, 2026Updated 2 months ago
- A small, light weight, RISC CPU soft core☆1,568Dec 8, 2025Updated 7 months ago
- OpenTitan: Open source silicon root of trust☆3,560Updated this week
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆756Updated this week
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆379Jul 12, 2017Updated 9 years ago
- Source files for SiFive's Freedom platforms☆1,145Jul 17, 2026Updated last week