openhwgroup / cva6Links
The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configurations are capable of booting Linux.
☆2,712Updated this week
Alternatives and similar repositories for cva6
Users that are interested in cva6 are comparing it to the libraries listed below
Sorting:
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,022Updated 7 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,930Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,692Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,444Updated 4 months ago
- A small, light weight, RISC CPU soft core☆1,483Updated 3 months ago
- VeeR EH1 core☆912Updated 2 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,052Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,145Updated 6 months ago
- Random instruction generator for RISC-V processor verification☆1,212Updated 2 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,816Updated last year
- RISC-V Cores, SoC platforms and SoCs☆905Updated 4 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,128Updated last month
- 32-bit Superscalar RISC-V CPU☆1,133Updated 4 years ago
- Rocket Chip Generator☆3,627Updated 3 months ago
- SERV - The SErial RISC-V CPU☆1,701Updated last month
- RISC-V CPU Core (RV32IM)☆1,589Updated 4 years ago
- OpenXuantie - OpenC910 Core☆1,352Updated last year
- Scala based HDL☆1,889Updated last week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,087Updated last year
- ☆1,087Updated last week
- Verilator open-source SystemVerilog simulator and lint system☆3,205Updated last week
- The OpenPiton Platform☆746Updated 2 months ago
- educational microarchitectures for risc-v isa☆726Updated 3 months ago
- Verilog library for ASIC and FPGA designers☆1,369Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆945Updated last year
- RISC-V Tools (ISA Simulator and Tests)☆1,170Updated 2 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,367Updated last week
- An open-source microcontroller system based on RISC-V☆992Updated last year
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆677Updated 4 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,433Updated 2 weeks ago